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High-speed interconnects are of vital importance to the operation of high-performance 
computing and communication systems, determining the ultimate bandwidth or data rates at 
which the information can be exchanged. Optical interconnects and the employment of high-
order modulation formats are considered as the solutions to fulfilling the envisioned speed 
and power efficiency of future interconnects. One common key factor in bringing the success 
is the availability of energy-efficient receivers with superior sensitivity. To enhance the 
receiver sensitivity, improvement in the signal-to-noise ratio (SNR) of the front-end circuits, 
or equalization that mitigates the detrimental inter-symbol interference (ISI) is required. In 
this dissertation, architectural and circuit-level energy-efficient techniques serving these 
goals are presented. 
First, an avalanche photodetector (APD)-based optical receiver is described, which utilizes 
non-return-to-zero (NRZ) modulation and is applicable to burst-mode operation. For the 
purposes of improving the overall optical link energy efficiency as well as the link 
bandwidth, this optical receiver is designed to achieve high sensitivity and high 
reconfiguration speed. The high sensitivity is enabled by optimizing the SNR at the front-
end through adjusting the APD responsivity via its reverse bias voltage, along with the 
incorporation of 2-tap feedforward equalization (FFE) and 2-tap decision feedback 
equalization (DFE) implemented in current-integrating fashion. The high reconfiguration 
speed is empowered by the proposed integrating dc and amplitude comparators, which 
eliminate the RC settling time constraints. The receiver circuits, excluding the APD die, are 
fabricated in 28-nm CMOS technology. The optical receiver achieves bit-error-rate (BER) 
better than 1E−12 at −16-dBm optical modulation amplitude (OMA), 2.24-ns 
reconfiguration time with 5-dB dynamic range, and 1.37-pJ/b energy efficiency at 25 Gb/s. 
Second, a 4-level pulse amplitude modulation (PAM4) wireline receiver is described, which 
incorporates continuous time linear equalizers (CTLEs) and a 2-tap direct DFE dedicated to 
the compensation for the first and second post-cursor ISI. The direct DFE in a PAM4 receiver 




proposed slicer offers rail-to-rail digital feedback signals with significantly improved 
clock-to-Q delay performance. The reduced slicer delay relaxes the settling time constraint 
of the summer circuits and allows the stringent DFE timing constraint to be satisfied. With 
the availability of a direct DFE employing the proposed slicer, inductor-based bandwidth 
enhancement and loop-unrolling techniques, which can be power/area intensive, are not 
required. Fabricated in 28-nm CMOS technology, the PAM4 receiver achieves BER better 
than 1E−12 and 1.1-pJ/b energy efficiency at 60 Gb/s, measured over a channel with 8.2-dB 
loss at Nyquist frequency. 
Third, digital neural-network-enhanced FFEs (NN-FFEs) for PAM4 analog-to-digital 
converter (ADC)-based optical interconnects are described. The proposed NN-FFEs employ 
a custom learnable piecewise linear (PWL) activation function to tackle the nonlinearities 
with short memory lengths. In contrast to the conventional Volterra equalizers where 
multipliers are utilized to generate the nonlinear terms, the proposed NN-FFEs leverage the 
custom PWL activation function for nonlinear operations and reduce the required number of 
multipliers, thereby improving the area and power efficiencies. Applications in the optical 
interconnects based on micro-ring modulators (MRMs) are demonstrated with simulation 
results of 50-Gb/s and 100-Gb/s links adopting PAM4 signaling. The proposed NN-FFEs 
and the conventional Volterra equalizers are synthesized with the standard-cell libraries in a 
commercial 28-nm CMOS technology, and their power consumptions and performance are 
compared. Better than 37% lower power overhead can be achieved by employing the 
proposed NN-FFEs, in comparison with the Volterra equalizer that leads to similar 
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C h a p t e r  1  
INTRODUCTION 
The notion of high-speed evolves with time, reflecting the ever-growing data traffic that 
connects and benefits our daily lives. With the continually emerging internet applications 
which unceasingly incite the growth of the numbers of users and connected devices, it is 
observed that the volume of the data traffic has been increasing exponentially. As the 
momentum for fast-growing internet connections continues to thrive, it is forecasted the 
speed performance of various networks will advance more than two-fold from 2018 to 2023 
[1]. In addition, the advent and progressive developments of both artificial intelligence (AI) 
and the fifth generation (5G) communication technologies also necessitate high-speed 
interconnects serving as the backbone to support fast data communication within the 
computers and infrastructures. In light of all these technological pursuits pointing to an era 
of big data, the evolution of high-speed interconnects allows exchanging data with higher 
speed and lower power, thereby shaping the future of high-performance computing and 
communication systems. 
In response to the demand for interconnects of higher speed, efforts have been made to 
innovate the per-pin data rate of the interconnects. In every three to four years, the speed has 
approximately doubled for almost all I/O standards [2]. However, on the way towards higher 
data rates, electrical interconnects suffer from high channel losses that increase with the 
modulation frequency and/or transmission distance. In consequence, improvement or even 
preservation of the energy efficiency with electrical interconnects becomes prohibitively 
difficult to achieve at high data rates. More specifically, a channel with 30-dB more loss 
corresponds to about 10 times more power consumption per bit [3]. By contrast, optical 
interconnects have shown the favorable superiority in that little modulation-frequency-
dependent loss is introduced by the fibers. Accordingly, optical interconnects possess 
promising potentials to fulfill the envisioned power, data rate, and reach requirements [4]. 




utilization of high-order modulation formats thanks to the augmented spectral efficiency. In 
particular, 4-level pulse amplitude modulation (PAM4) is an appealing option, since its 
Nyquist frequency is only half of that of non-return-to-zero (NRZ) modulation, at the 
expense of moderately reduced signal swings relative to other higher-order modulation 
formats with even more signal levels. 
Optical interconnects and PAM4 format, which promise lower channel loss and higher 
spectral efficiency, have fueled the evolution of high-speed interconnects. The pivotal design 
considerations enabling energy-efficient high-speed interconnects leveraging optics and/or 
PAM4 are presented in the following. 
1.1    Optical Interconnects 
A high-level illustration of an optical interconnect is shown in Fig. 1.1. This optical 
interconnect consists of a continuous-wave laser source, an optical modulator driven by an 
electrical driver, an optical channel, and an optical receiver formed by the combination of a 
photodetector (PD) and electrical receiver circuits. Although it is known that optical 
interconnects suffer much less channel loss compared to the copper wires at high modulation 
frequencies, the power loss in the optical link itself can be highly considerable, especially in 
the cases where long fibers and a large number of connectors, couplers, or splitters are 
included. To investigate the deciding factors in the overall link power consumption, Table 
1.1 is presented as a representative example. In Table 1.1, the first and second columns 
respectively assume realistic receiver sensitivity and link loss numbers, and the resultant 
required laser output power specifications are shown in the third column. The corresponding 
laser diode power consumptions, based on the characteristics of a commercialized laser diode, 
is given in the rightmost column of Table 1.1.  
Since the laser source such as the aforementioned laser diode generally consumes a major 
portion of the total link power, as can be observed in Table 1.1, the receiver sensitivity plays 
a critical role in affecting the overall power consumption, especially when high power loss 




benefits the overall link energy efficiency, and therefore sensitivity optimization should be 
one focus of an optical receiver design. 
1.2    PAM4 Receivers 
In contrast to the NRZ systems where each symbol contains only one bit of information (i.e., 
bit 0 or bit 1), PAM4 signaling utilizes four distinct levels with each corresponding to two 
 
 





Table 1.1. Link power budget for the laser diode power consumption for given receiver 




bits of information (i.e., 00, 01, 10, and 11 symbols). Consequently, in comparison with 
NRZ modulation, PAM4 signaling allows twice more data bits to be transmitted/received for 
a given symbol rate, or baud rate, thereby doubling the data rate. This attractive benefit from 
PAM4 signaling can also be understood with the power spectral density (PSD) plots in the 
frequency domain. As displayed in Fig. 1.2(a), compared to NRZ modulation, PAM4 
signaling improves the spectral efficiency and halves the Nyquist frequency. Therefore, 
when PAM4 signaling is adopted to replace the more conventional NRZ modulation, the 
bandwidth requirements are relaxed for the channel and the transceiver circuits as well. 
However, it can be challenging to design the PAM4 transceivers by virtue of the multi-level 
signaling. In particular, the reduced eye-height at the receiver side urges the decision circuits 
to be designed with improved sensitivity. As illustrated in Fig. 1.2(b), with a fixed signal 
swing VSW, the eye-height in PAM4 systems is nominally only one third of that in NRZ 
systems, in the absence of nonlinearity. Moreover, this smaller eye-height implies the 
necessity of effective ISI suppression in that any residual ISI can further compromise the 
eye-opening and hence deteriorate the bit-error-rate (BER) performance. It has been a 
popular option to include a decision feedback equalizer (DFE) in a PAM4 receiver, because 
a DFE is capable of compensating the post-cursor ISI without the undesirable noise or 
crosstalk enhancement. Nonetheless, the inclusion of a PAM4-DFE may lead to more 
demanding specifications for the decision circuits (i.e., slicers), in view of the timing 
constraints associated with the DFE. On top of that, in designing the slicers to achieve the 
speed and sensitivity requirements, it is important to note that the power and area 
consumptions of each slicer are of great concern, since at least three slicers are required to 
accommodate the three distinct thresholds. 
The foregoing suggests two major design considerations. For one thing, with the availability 
of high-sensitivity slicers, it becomes possible to correspondingly relax the specification of 
the PAM4 transmitter swing. For the other thing, if the speed performance of the slicers 




words, the slicer design is crucial to the adoption of PAM4 signaling, especially for high 
data-rate operations where the post-cursor ISI tends to be more salient. 
The employment of an optical interconnect adopting PAM4 format simultaneously benefits 
from the improved spectral efficiency as well as the little modulation-frequency-dependent 
loss from the optical fibers, thereby considered as a charming candidate to support high-
speed and long-distance data communication. However, in optical interconnects, the 
nonlinearities caused by the generally nonlinear response of optical modulators would 
detrimentally shrink the eye-openings. Since the peak modulation amplitude is divided into 
multiple levels in a high-order-modulated system such as PAM4 transceivers, these signal 
impairments due to the nonlinearities can be very severe, in view of the relatively stringent 
signal-to-noise ratio (SNR). As depicted in Fig. 1.3, when an optical modulator, micro-ring 
modulator (MRM) for example, is driven by a linear PAM4 driver, the output levels are 
expected to be unequally spaced. The presence of unequal eye-openings implies that the 
overall symbol-error-rate (SER) performance can be severely degraded, attributed to the 
insufficient SNR of the smallest eye. Accordingly, nonlinearity compensation, or nonlinear 
equalization, holds the key to accomplishing the higher data rates empowered by the optical 
interconnects using high-order modulation formats. 
 
 
Fig. 1.2. (a) Power spectral density (PSD) plots of NRZ and PAM4. (b) Illustration of the 





1.3    Organization 
This dissertation presents architectural as well as circuit-level designs and techniques 
enabling energy-efficient high-speed interconnects. The rest of this dissertation is organized 
as follows. 
In Chapter 2, the basics, features, and implementations of various transmitter-side 
equalization and receiver-side equalization are summarized. As the receiver-side 
equalization can significantly improve the receiver sensitivity by effectively mitigating the 
inter-symbol interference (ISI), the materials presented in this chapter serve as the 
background and the fundamentals for the subsequent chapters in which different types of 
equalization techniques are employed to improve the overall performance. 
In Chapter 3, a 25-Gb/s avalanche photodetector (APD)-based burst-mode optical receiver 
is presented. This chapter demonstrates the improvement in receiver sensitivity can be 
achieved, leveraging a high-gain optical front-end together with the equalization techniques 
 
 
Fig. 1.3. Illustration of the nonlinear response of an optical MRM driven by a linear 




embedded in the electronic receiver circuits. APD as the very first stage of the optical 
receiver offers higher gain, compared to a conventional p-i-n diode, and therefore it is 
possible to improve the SNR at the receiver front-end provided that the thermal noise 
independent of the APD gain is dominant. The noise analysis of an APD-based optical 
receiver front-end is available in Chapter 3, where the model of the gain-dependent shot noise 
of an APD is described. In addition to the employment of an APD, the inclusion of electronic 
equalizer circuits in the receiver can give rise to further sensitivity improvement, by 
compensating for the ISI introduced by any slow dynamics in the front-end signal path. In 
Chapter 3, the proposed equalizer is presented. This equalizer is designed in current-
integrating fashion to perform 2-tap FFE and 2-tap DFE, serving as an energy-efficient 
solution to allowing a relatively low-bandwidth front-end such as the transimpedance 
amplifier (TIA) to be adopted. With the designed equalizer circuits, it is accomplishable to 
co-optimize the APD gain along with the gain and bandwidth of the front-end circuits for 
improving the receiver sensitivity. 
Meanwhile, it becomes necessary to make an optical receiver reconfigurable in the scenario 
where this optical receiver has to respond to multiple transmitters having distinct 
characteristics. That is, the output data bursts from different transmitters are expected to 
present distinct dc components, signal swings, and phases to the receiver. Hence, a so-called 
burst-mode receiver that is reconfigurable to cancel the dc component, control the signal 
amplitude, and recover the sampling clock phases is required. In Chapter 3, integrating dc 
comparator and integrating amplitude comparator are proposed to replace the conventional 
RC low-pass filter (LPF)-based designs for the purpose of reducing the reconfiguration time. 
With the help of the proposed integrating dc comparator and the integrating amplitude 
comparator, the overhead time spent for reconfiguration is significantly reduced, which thus 
improves the optical link bandwidth as well as latency, especially for a network with frequent 
switching events. 
In Chapter 4, a 60-Gb/s wireline PAM4 receiver with direct 2-tap DFE is presented. 




be challenging in view of the tight timing constraints. However, as shown in Chapter 4, for 
PAM4 signaling, it costs excessive hardware to implement other techniques such as loop-
unrolling which has been applied to relax the DFE timing constraint. A CMOS track-and-
regenerate slicer is proposed as one solution to implementing energy-efficient direct PAM4-
DFE at high data rates. In Chapter 4, extensive simulation results of the proposed CMOS 
track-and-regenerate slicer are presented, in order to study its speed/delay performance along 
with the DFE timing constraints, and to compare its features with the prevalent StrongArm 
slicer and current-mode-logic (CML) slicer. The proposed CMOS track-and-regenerate 
slicer offers three key advantages. First, the clock-to-Q delay is reduced with the employment 
of the proposed slicer, allowing the DFE timing constraint to be met more easily. Second, 
the proposed slicer offers rail-to-rail digital-level output swings. Third, the speed 
performance of the proposed slicer benefits from the ongoing CMOS technology scaling. 
Other critical circuit blocks in this 60-Gb/s PAM4 receiver are also presented in Chapter 4, 
including the clock amplifier, continuous time linear equalizer (CTLE), CML summer, duty-
cycle correction (DCC) circuits, and common-mode restoration circuits. Despite that the 
application of the proposed CMOS track-and-regenerate slicer is demonstrated with an 
electrical wireline PAM4 receiver described in Chapter 4, the advantages of the proposed 
slicer, which lead to energy-efficient high-speed DFE designs, can be generally leveraged in 
electrical or optical interconnects to incorporate DFE at high data rates.   
In Chapter 5, a series of digital neural-network-enhanced FFEs (NN-FFEs) applicable to 
PAM4 analog-to-digital converter (ADC)-based optical interconnects is proposed and 
presented. Optical micro-ring modulators (MRMs) promise improvements in both the link 
power efficiency as well as the link aggregate bandwidth, by virtue of their relatively 
compact device sizes, high modulation efficiencies, and potential to support dense 
wavelength-division multiplexing (WDM) systems. However, when PAM4 signaling is 
adopted, the generally nonlinear electro-optic modulation of an MRM leads to unequal eye-
openings, which necessitates nonlinear equalization for ameliorating the SER performance. 
In Chapter 5, the nonlinearities of MRMs are first quantitatively characterized in order to 




equalizers prove to be effective in compensating for the nonlinearities, the required extra 
multipliers can cost considerable power overhead. Serving as energy-efficient alternatives, 
the proposed NN-FFEs can achieve similar SER performance with significantly reduced 
power overheads. The proposed NN-FFEs, which employ custom piecewise linear (PWL) 
functions, are created learnable with the assistance of open-source machine learning libraries. 
Details of the noise analysis, power consumptions, and the design framework regarding the 
nonlinear equalizers are elaborated in Chapter 5. In spite of the fact that the case studies 
presented in Chapter 5 focus on MRM-based PAM4 optical interconnects, the techniques 
and methods described in Chapter 5 well extend to the nonlinear equalizer design for 
different types of optical modulators, or in a broader sense, for other nonlinear channels. 
Finally, in Chapter 6, the design considerations and highlights of the receiver circuits 




C h a p t e r  2  
BACKGROUND 
In this chapter, the basics and design considerations of equalization are presented. 
Transmitter-side linear feedforward equalizer (FFE) is reviewed, and the techniques to 
further incorporate nonlinear equalization are also elaborated. Afterward, receiver-side linear 
and nonlinear equalization schemes are described, serving as the foundations for the 
subsequent chapters. 
2.1    Transmitter-Side Feedforward Equalizer (TX-FFE) 
Fig. 2.1 shows a general architecture of a linear n-tap FFE. This linear operation is performed 
by weighted-summing the data symbols spaced apart in time, which is mathematically 
described as: 
Y [k]  =  
j = a + n -1
j = a (Wj  X [k + j])                                       (2.1) 
where j is the index, n is the number of taps, a and k are integers, X [k] and Y [k] denote the 
k-th input data symbol value and the k-th FFE output, respectively, and Wj is the tap weight 
associated with X [k + j].  
This FFE can be viewed as a pulse-shaping function that allows the signal impairments 
induced by the channel (e.g., a low-bandwidth channel) to be compensated. More specifically, 
by making use of the previous as well as the succeeding data symbols, both pre-cursor and 
post-cursor ISI can be mitigated with the TX-FFE. In the TX-FFE, the delay elements 
required to implement a multi-tap FFE can be realized with relatively simple digital 
gates/circuits, whereas the tap weights can be set with digital-to-analog converters (DACs). 
While the TX-FFE can be effective in improving the overall eye-openings, two major 
drawbacks need to be taken into consideration during the design phase. For one thing, as a 




the resultant signal swing is reduced at low frequencies. For the other thing, the overall signal 
characteristics including the impairments caused by the channel and/or receiver front-end 
circuits are observable at the receiver side, but not at the transmitter side. Therefore, a back-
channel is required in order to adaptively adjust the settings of the TX-FFE. 
2.2    Transmitter-Side Nonlinear Equalization 
The transmitter-side nonlinear equalization aims to enlarge and equalize the eye-openings 
for achieving better link symbol-error-rate (SER) performance. The pivotal transmitter-side 
equalization techniques are described in this section with implementation examples. In [5], 
a vertical-cavity surface-emitting laser (VCSEL)-based NRZ transmitter is modeled, where 
input data bit 1 and data bit 0 give rise to asymmetrical output pulse responses, attributed to 
the uneven reactions to the rising and falling edges of modulation. The solution proposed in 
[5] is shown in Fig. 2.2, which detects the rising and falling edges and correspondingly 
applies different amounts of pre-emphasis to mitigate the asymmetry. This technique 
improves the eye-opening and meanwhile ameliorates the transmitter energy efficiency by 
allowing the VCSEL to be driven at lower bias currents [5]. The foregoing technique 
suggests that with the inclusion of two auxiliary paths for asymmetrical pre-emphasis, the 
 
 




nonlinear modulation dynamics in NRZ systems can be addressed. In order to further tackle 
the unequal eye-openings in high-order-modulated systems, a higher number of signal paths 
for more accurate compensation is needed. For instance, an optical micro-ring modulator 
(MRM)-based PAM4 transmitter is reported in [6], where a highly parallelized driver 
architecture is designed. As depicted in Fig. 2.3, this driver consists of parallel driver slices 
digitally controlled by a reconfigurable array of lookup tables (LUTs). The LUTs are set to 
have the analog driver output counteracts the data-dependent MRM nonlinearities. That is, 
the parallel driver slices act as a segmented electrical digital-to-analog converter (DAC). 
With a sufficient number of slices/segments, the DAC can incorporate pre-emphasis and pre-
distortion for overcoming the nonlinear modulation dynamics and intensity, respectively. 
The idea of segmentation can be alternatively carried out in the optical domain, thereby 
simplifying the electrical driver design. Shown in Fig. 2.4 is a two-segment MRM example 
[7]. By selectively driving the segment(s), the individual contribution to the change of the 
carrier density within the entire ring and thus the overall modulation of optical intensity at 
the output can be activated or deactivated. Along with encoders (e.g., LUTs) responsible for 
digitally setting the selection states, the segmented modulator functions as an optical DAC.  
 
 













Fig. 2.4. Optical DAC employing a segmented optical modulator along with its driver 




The benefits of segmentation can also be accomplished by using multiple optical 
modulators; for example, two parallel electro-absorption modulators with uneven lengths are 
employed in [8]. To improve the DAC resolution for augmented adjustability of 
compensation, a higher level of segmentation is expected for both electrical DAC and optical 
DAC. In that case, the former would face challenges in the signal-path bandwidths due to the 
increased number of electrical connections, whereas the latter would result in overheads in 
the pin counts and area consumptions [6]. Besides, the optical-domain segmentation mostly 
fulfills the compensation for the nonlinear modulation intensity, but not for the nonlinear 
dynamics. At the expense of more driver slices, an electrical DAC can succeed in equalizing 
both types of nonlinearities by manipulating its driving force. In light of these trade-offs, co-
design and co-optimization of electrical drivers along with optical modulators are crucial for 
effective and energy-efficient transmitter-side equalization. 
Similar to the case of transmitter-side linear FFE, the transmitter-side nonlinear equalizer 
would require a back-channel to capture the accumulated signal impairments including those 
arising from the channel and/or the receiver front-end circuits. On the contrary, receiver-side 
equalizers take advantage of the receiving signal paths, allowing the associated adaptations 
to be fulfilled at the receiver side, while the overall signal characteristics are taken into 
accounts. The next sections are dedicated to the receiver-side linear and nonlinear 
equalization schemes along with the design considerations. 
2.3    Receiver-Side Continuous Time Linear Equalizer (CTLE) 
A continuous time linear equalizer (CTLE) has been widely employed in high-speed serial 
links. The concept of a CTLE can be understood as a filter that offers gain-boost within a 
high-frequency band. With this high-frequency boost, or high-frequency peaking in some 
contexts, the in-band channel loss can be compensated. In consequence, the bandwidth of 
the overall channel response can be improved.  Depending on how the CTLE is implemented, 
it can fall into the category of either passive or active CTLE. A passive CTLE, as its name 
suggests, employs passive elements such as resistors, capacitors, and/or inductors in order 




the other hand, active devices (e.g., n-type and/or p-type transistors) are utilized to form an 
active CTLE which behaves like an amplifier with its gain peaked at the target frequency. A 
prevalent active CTLE implementation is shown in Fig. 2.5, in which the high-frequency 
peaking relies on the RC source-degeneration that introduces a zero in the overall transfer 
function. The location of the zero in frequency domain, denoted by fZ is expressed as: 
fZ  = 1 / ( 2π RZ CZ )                                                    (2.2) 
where RZ and CZ are the source-degeneration resistance and capacitance, respectively. As 
can be seen in (2.2), the location of the zero (i.e., fZ ) and thus the peaking frequency is 
determined by the values of RZ and CZ. In addition, the low-frequency (small-signal) gain, 
denoted by GLF, is derived to be: 
GLF  = ( gm RL ) / ( 1 + gm RZ /2 )                                         (2.3) 
 
 




where gm is the transconductance of the transistors, and RL is the resistance of the load 
resistor. Accordingly, the peaking frequency can be adjusted through changing RZ  and/or CZ, 
while the change in RZ also varies the dc/low-frequency gain at the same time. 
Two common design considerations are involved with the CTLEs. First, the designed 
peaking frequency is critical to the CTLE performance, while this peaking frequency can be 
sensitive to the process, voltage, temperature (PVT) variations. Therefore, it may need a 
tuning mechanism that correspondingly calibrates the peaking frequency to the optimal value. 
Second, since the achievable gain at high frequencies is limited by the technology-dependent 
gain-bandwidth product, designing for a large amount of peaking magnitude (i.e., the ratio 
of peak gain to the low-frequency gain) often implies that the low-frequency gain is smaller 
than unity. In other words, instead of amplifying, the aforementioned CTLE attenuates the 
low-frequency signal components. Since a CTLE effectively expands the overall channel 
bandwidth with the aim to ameliorate the attenuation of high-frequency signal components, 
it is capable of mitigating both the pre-cursor ISI and the post-cursor ISI. This attractive 
feature has motivated the inclusion of CTLE stages as parts of the receiver front-end circuits 
in prior arts, e.g., [9] and [10]. 
2.4    Receiver-Side Feedforward Equalizer (RX-FFE) 
The RX-FFE is conceptually identical to the TX-FFE. In both cases, a linear finite impulse 
response (FIR) filter, as shown in Fig. 2.1, is constructed as the linear combination of 
multiple inputs spaced apart in time. As described in the previous section (Section 2.1), this 
FIR filter and thus the RX-FFE are responsible for emphasizing the high-frequency signal 
components. Equivalently, in the time domain, the RX-FFE shapes the pulse response, 
aiming for reduced ISI. As a consequence, when the FFE weights are optimized, the RX-
FFE is capable of compensating for both pre-cursor and post-cursor ISI. It is also common 
to have the RX-FFE focus on one type of the ISI. For example, the RX-FFE can be 
configured to mostly tackle the pre-cursor ISI, while the post-cursor ISI is left for the 
receiver-side decision feedback equalizer (RX-DFE) to deal with. More details of the RX-




In contrast to the case of TX-FFE, where the data signals are in digital-fashion and hence 
digital gates/circuits can be employed to implement the delay elements, the received data 
signals appear in analog-fashion to the RX-FFE. Accordingly, the implementation of a RX-
FFE requires the circuits that process multiple analog signals for the weighted sum.  
One possible approach is delaying the analog input signal with analog-fashion delay elements 
in order that multiple analog inputs corresponding to the signals received at different times 
are presented together to the FFE summer. The analog delay elements can be realized with 
LC delay lines, transmission lines, or active circuit stages [11]. One major concern of the 
utilization of LC delay lines or transmission lines as the delay elements is the relatively high 
area consumption. Moreover, the losses from cascaded LC-line or transmission-line stages, 
as well as the considerable power consumptions attributed to the low impedance of these 
lines are of great concern [11], posing challenges to the RX-FFE designs based on analog 
delay lines. Alternatively, as demonstrated in [11], active transistors can be leveraged to 
implement the analog delay elements with improved area efficiency. In designing the active 
delay stages, two pivotal features should be targeted. For one thing, it is important to make 
the bandwidth of the active delay stages sufficiently large such that the signal impairment is 
tolerable. For the other thing, it would need calibration or compensation for the PVT 
variations in order to precisely control the amount of delay. 
In contrast to the foregoing approach, where the signals, delay lines, and active delay stages 
are all in the analog fashion, another way to implement the RX-FFE is carrying out the FFE 
in the digital domain. In realizing a digital FFE, an ADC, or a time-interleaved ADC bank, 
is employed in the receiver to first digitize the analog signals into digital samples. In other 
words, this analog-to-digital conversion allows the input signals to be represented in the 
digital form of a given resolution, further enabling all the subsequent operations performed 
in the digital domain. More specifically, the delay elements, summers/adders, multipliers, 
and thus the FFE can be implemented with digital gates/circuits. The benefits of the digital 
RX-FFE include the following. First, the digital signal processing shows strong robustness 




favors digital circuits, the energy efficiency of the digital FFE improves with the 
advancement of the technology node. Third, with the assistance of mature computer-aided-
design (CAD) tools, the hardware implementations of digital circuits are portable to different 
technologies through the automated synthesis. Furthermore, with the ease of delaying digital 
signals with CMOS gates, it is feasible to implement a long-tap digital FFE that offers 
superior equalization capability targeting high-loss channels. For example, in [9], a 31-tap 
digital FFE is incorporated in an ADC-based receiver, empowering 112-Gb/s data 
transmission over a channel with 37.5-dB loss at Nyquist frequency. For the purposes of 
meeting the timing constraints and/or optimizing the power consumption of a digital FFE, 
design techniques including pipelining, parallelization, and power supply reduction can be 
further applied. 
Despite that a digital RX-FFE can lead to favorably strong and robust equalization, the 
demand for a high-speed ADC in the receiver data path may result in considerable power 
overhead. Consequently, while the superiority of a digital RX-FFE in realizing a long-tap 
FFE is still appreciated, this digital-fashion FFE may not be the optimal option if only a 
short-tap FFE is needed. In that case, the third method for the FFE implementation, which 
utilizes multi-phase sampling, serves as a promising candidate. The principle of the FFE 
based on multi-phase sampling is described as what follows. The analog input signals 
appearing at different times are sampled and then respectively held for the subsequent 
weighted summing performed at the same time. To implement this function, sample-and-
hold circuits are employed and commonly clocked with multi-phase sub-rate clocks. The 
distinct phases of the clocks correspond to the different sampling instants. In Section 3.4, an 
implementation example, known as the double sampling technique, will be presented. The 
double sampling takes two samples spaced with one UI and sums them with desirable 
weights, essentially functioning as a discrete-time 2-tap FFE. This discrete-time 
implementation of FFE, enabled by the multi-phase sampling, can achieve improved power 
efficiency over its analog FFE counterpart by excluding the analog delay elements. 
Additionally, compared to the decision feedback equalizer with infinite impulse response 




multi-phase sampling can also be more energy-efficient since the output multiplexers 
required in the DFE-IIR can be eliminated. Notwithstanding the aforementioned attractive 
power efficiency, it would not be straightforward to apply the multi-phase sampling 
technique to long-tap FFE implementations, since preserving the sampled analog value with 
high accuracy for a relatively long time (e.g., many UIs) is challenging. 
To sum up, configured to have high-pass characteristics, RX-FFEs emphasize the high-
frequency signal components and hence ameliorate the signal impairments due to ISI. 
However, since the noise and crosstalk are high-pass-filtered by the RX-FFEs as well, the 
high-frequency noise/crosstalk is amplified in the meantime, which is accordingly referred 
to as noise/crosstalk enhancement in the literatures. With the presence of the noise/crosstalk 
enhancement, RX-FFEs can still improve the overall eye-openings and bit-error-rate 
performance by removing the ISI or making the residual ISI insignificant.  
2.5    Receiver-Side Decision Feedback Equalizer (RX-DFE) 
2.5.1    Direct DFE-FIR 
The concept of a decision feedback equalizer (DFE) is depicted in Fig. 2.6, in which the post-
cursor ISI appearing in the uncompensated pulse response can be mitigated by the feedback 
signal. This compensation is made possible by first making correct decisions on the 
previously received signals and then correspondingly adjusting the polarity as well as the 
magnitude of the feedback signal in order to counteract the post-cursor ISI. More specifically, 
the architecture shown in Fig. 2.6 is known as DFE-FIR in that the feedback path consists of 
an FIR filter. With an n-tap FIR filter employed in the feedback, an n-tap DFE can be 
constructed, enabling the compensation for n-tap post-cursor ISI.  
Unlike an FFE capable of addressing both pre-cursor and post-cursor ISI, a DFE can only 
tackle the post-cursor ISI, as a consequence of the need of decoding the previous symbols. 
Nonetheless, DFEs offer several appealing benefits. For one thing, by mitigating the post-
cursor ISI, DFEs effectively emphasize the high-frequency signal components, whereas the 




digital-level output signals offered by well-designed decision circuits. For another thing, 
DFEs can succeed in compensating for the post-cursor ISI stemming from the reflections, 
when there are impedance discontinuities existing in the signal path. Especially for the cases 
where the reflections cause spectral notches, the efficacy of a DFE can be superior to that of 
an FFE [12].  
In light of these advantages, it has been a favorable option to include a DFE in the receiver. 
Nevertheless, DFE implementations for high-speed operations demand efforts dedicated to 
meeting the stringent timing constraint. Referring to Fig. 2.6, this DFE architecture falls into 
the category of direct DFE, where the resolved data signals (i.e., the decisions) are scaled 
and directly fed back to the summer. The timing delays within this feedback loop lead to the 
timing constraints for successful post-cursor ISI compensation. For the N-th post-cursor ISI 
compensation, the timing constraint in a direct DFE design can be expressed as: 
 
 
Fig. 2.6. Architecture of a direct DFE, with an n-tap FIR filter in the feedback path, 





TCKQ + TdhN + Tsettle + Tsetup < N × 1UI                                       (2.4) 
where TCKQ is the clock-to-Q delay of the slicer, TdhN is the propagation delay of the N-th 
DFE tap, Tsettle is the settling time of the summer, and Tsetup is the setup time of the slicer. 
With the details of these timing delays presented in Chapter 4, it can be seen from (2.4) that 
the first-tap DFE poses the most stringent timing constraint, which can be the bottleneck in 
implementing first-tap DFE at high data rates. Therefore, as will be presented in Chapter 4, 
the key to realizing a direct first-tap DFE is reducing the timing delay term(s) appearing in 
(2.4) such that all the operations are finished within 1 UI. 
2.5.2    Loop-Unrolling DFE 
An alternative DFE architecture, commonly known as the loop-unrolling DFE, is shown in 
Fig. 2.7, in which only the first tap is unrolled as a simple illustration. The main idea of a 
loop-unrolling DFE relies on that all the possible equalized results are pre-computed, among 
which only one of them will be selected by a multiplexer depending on the previous decisions. 
The major benefit enabled by the loop-unrolling architecture is the relaxed timing constraint. 
For the first-tap loop-unrolling DFE, its timing constraint becomes [13]: 
TCKQ + Tsetup + Tmux < 1 UI                                         (2.5) 
where TCKQ is the clock-to-Q delay, Tsetup is the setup time, and Tmux is the propagation delay 
of the multiplexer (MUX). By comparing (2.5) and (2.4) when N = 1, it suggests that the 
loop-unrolling technique eases the DFE implementations at high data rates, since Tmux is 
smaller than (Tdh1 + Tsettle) in most cases.  
However, as displayed in Fig. 2.7, it costs extra hardware (e.g., slicers) and potentially higher 
power consumption to realize the loop-unrolling DFEs. More specifically, the number of 
required slicers increases exponentially with the number of taps unrolled. That is, if N-tap 
DFE is designed with the loop-unrolling fashion in NRZ systems, then the demand for 2N 




modulation format. For instance, implementing N-tap loop-unrolling DFE in PAM4 systems 
results in the significant increase in the required number of slicers, proportional to 4N. 
Corresponding to the three distinct voltage thresholds in the PAM4 systems, it would need 
12 slicers, 3 multiplexers, and one thermometer-to-binary decoder in each deserialized data 
path, even if only one tap of the DFE is unrolled, as shown in Fig. 2.8.  
In view of that unrolling a large number of taps in NRZ systems or unrolling the first few 
taps within a high-order-modulated system can both give rise to prohibitively expensive 
hardware and power consumptions, it is more common to apply the loop-unrolling technique 
for the first few DFE tap(s) in NRZ systems. 
2.5.3    Look-Ahead Multiplexing DFE 
To further relax the timing constraint of a feedback loop involving multiplexers, the look-
ahead multiplexing technique has been developed. Proposed in [14], the principle of this 
look-ahead multiplexing technique can be explained with the following equations [14]: 
Dn = Hn Dn 1 + Ln Dn 1                                              (2.6)  
 
 






where the subscripts n and n − 1 denote the timing order, at time n and n − 1, respectively; 
D is the multiplexer output; H and L are the two inputs of the multiplexer. As expressed in 
(2.6), the value of Dn depends on the multiplexer output at the previous time along with its 
complement, i.e., Dn 1 and  Dn 1. Similarly,  
Dn 1 = Hn 1 Dn 2 + Ln 1 Dn 2                                           (2.7) 
where the dependence on the previous output at the time n – 2 is also observed in deciding 
the value of Dn 1. By substituting Dn 1 in (2.6) with (2.7), the following expression for Dn 
can be derived [14]: 
   Dn = (Hn Hn 1 + Ln n 1) Dn 2 + (Hn Ln 1 + Ln n 1) Dn 2                    (2.8) 
where the value of Dn is now dependent on Dn 2 and its complement Dn 2, along with the 
computed terms in the parentheses. By comparing (2.6) with (2.8), it shows the look-ahead 
 
 





multiplexing technique brings the key benefit that the timing constraint can be significantly 
relaxed, as the iteration bound is doubled at the expense of extra hardware. These hardware 
implementations are illustrated in Fig. 2.9 and Fig. 2.10. 
As pointed out in [12], in order to implement the look-ahead multiplexing technique, a larger 
number of multiplexers needs to be invested. The number of required multiplexers increases 
 
 










with the look-ahead factor, and the increase becomes more drastic when a high-order 
modulation format is adopted [12].  
2.5.4    Decision Feedback Equalizer with Infinite Impulse Response (DFE-IIR) 
The previously presented DFE architectures can be considered as the variants of the DFE-
FIR shown in Fig. 2.6, where each DFE tap is dedicated to mitigating the ISI of one specific 
post cursor. In consequence, when it comes to a pulse response with long-tail post-cursor ISI 
(i.e., with considerable post-cursor ISI over a relatively large time-span), equalizing the long-
tail post-cursor ISI with the DFE-FIR architecture would require a large number of taps and 
thus cost considerable hardware and power overheads. For the purpose of avoiding a large 
number of DFE taps, a decision feedback equalizer with infinite impulse response (DFE-IIR) 
can serve as a promising alternative in certain scenarios. 
The architecture of a DFE-IIR is shown in Fig. 2.11. Considering the case where the long-
tail post-cursor ISI profile can be approximated with the response of an IIR filter, it is feasible 
to include the IIR filter in the feedback path in order that the resulting feedback signal 
resembles the targeted long-tail post-cursor ISI. By subtracting the feedback signal with 
summers, most or parts of the long-tail post-cursor ISI can be compensated. The most 
common implementation examples are those where the channels behave like first-order low-
pass filters, and therefore simple RC low-pass filters can be employed as the IIR feedback 
filters. The employment of a DFE-IIR does not conflict with the inclusion of a DFE-FIR. In 
effect, the simultaneous use of a DFE-IIR along with a DFE-FIR can potentially lead to 
improved equalization effectiveness.  
The benefits of utilizing a DFE-IIR together with a DFE-FIR have been demonstrated in [15], 
in which the first post-cursor ISI is compensated by a 1-tap DFE-FIR whereas the long-tail 
ISI is compensated by a 2-tap DFE-IIR. Compared to a design only with 2-tap DFE-IIR, the 
addition of the 1-tap DFE-FIR makes the equalization performance less sensitive to the loop 
delay as well as the coefficient variations [15]. Meanwhile, the 2-tap DFE-IIR consisting of 
two IIR filters with different time constants (i.e., different bandwidths) offers superior 




approximation for long-tail post-cursor ISI [15]. From the implementation perspective, it is 
noteworthy that a multiplexer needs to be included as a part of the feedback data path in a 
sub-rate DFE-IIR design. For instance, the DFE-IIR in [15] is implemented in the half-rate 
fashion; consequently, a 2:1 differential multiplexer responsible for multiplexing the data 
from two half-rate paths is necessary, as shown in Fig. 2.12. 
2.6    Receiver-Side Nonlinear Equalization 
In contrast to the transmitter-side equalization which requires a back-channel for its 
adaptation, receiver-side equalization techniques, including those targeting nonlinearity 
compensation, are capable of tackling the accumulated signal impairments without a back-
channel. In other words, the linearity and/or bandwidth degradation resulting from the 
channel and the receiver front-end circuits can be captured at the receiver side and further 
ameliorated by the receiver-side equalizers. Moreover, when an ADC is included in the 
 
 
Fig. 2.11. Architecture of a DFE-IIR equalizer, with k filters included in the feedback 




receiver, receiver-side linear and nonlinear equalizers can be implemented in the digital 
domain. As with the case of digital RX-FFEs described previously, a digital nonlinear 
equalizer holds strong immunity to the PVT variations and at the same time benefits from 
the CMOS technology scaling. 
One conventional nonlinear equalizer is famous as the Volterra equalizer. As its name 
suggests, the Volterra equalizer is based on the Volterra series, and the equalizer coefficients, 
or kernels in some contexts, are optimized so as to counteract the existing nonlinearities. A 
third-order Volterra equalizer can be mathematically expressed as: 
y(n) = h1(k1) x(n - k1)
m1-1
k1= 0
 + h2(k1, k2) x(n - kj)
 2






                         +  h3(k1, k2, k3) x(n - kj)
 3






 k1 = 0
                              (2.9) 
 
 
Fig. 2.12. Architecture of a DFE-IIR equalizer, with k filters included in the feedback 




where x(n) is the n-th input sample; y(n) is the n-th sample of the Volterra equalizer output; 
m1, m2, and m3 are the memory lengths of the first, second, and third order terms, respectively; 
h1, h2, and h3 respectively denote the first, second, and third order Volterra kernels. 
As can be observed from (2.9), the operation of a conventional Volterra equalizer relies on 
generating multiplicative high-order terms. Hence, a digital multiplier is identified as a 
critical building block in implementing a conventional Volterra equalizer. Furthermore, it 
can also be inferred from (2.9) that the number of required multipliers increases dramatically 
with the memory length as well as the order of the Volterra equalizer. For example, with m1 
= 2 in (2.9), two multipliers are required to generate the first-order terms, while with m2 = 2 
in (2.9), as shown in Fig. 2.13, six multipliers are required to generate the second-order terms. 
When m1 and m2 in (2.9) are both increased to 3, generating the first-order terms needs three 
multipliers, whereas generating the second-order terms needs twelve multipliers. In view of 
that the multiplicative computations for the high-order terms can cost considerable power 
 
 




overhead, Chapter 5 elaborates design techniques for nonlinear equalization, which aim at 





C h a p t e r  3  
AVALANCHE PHOTODETECTOR (APD)-BASED BURST-MODE 
OPTICAL RECEIVER 
3.1    Overview 
Optical interconnects have wide applications in modern data communication and computing 
systems, including data center networks. The roadmaps for optical interconnects in data 
centers [16] require significant improvements in various metrics. Within the span of a 
decade, it is proposed that the speed of optical links in the data centers increases by a factor 
of 25, the energy efficiency is improved by a factor of 5, and the optical switching speed 
reduces from 10 ms to 100 ps [16]. In order to realize the envisioned specifications, efforts 
have been incited to not only advance the high-speed optical devices such as modulators and 
photodetectors but also innovate the electronic circuit design for offering a superior interface 
and better energy efficiency, e.g., [17]–[21]. In this paper, an optical receiver, which 
leverages the advancement of avalanche photodetector (APD) and new electronic circuit 
topologies for high sensitivity and fast reconfigurations, is presented. 
Despite the small modulation-frequency-dependent loss introduced by the optical fibers, 
modulation-frequency-independent signal attenuation and proportional losses (for 
multimode fiber, the loss is about 1.5 dB/km for 1300-nm signals; for single mode fiber, the 
loss is about 0.5 dB/km for 1310-nm signals) can be considerable in an optical network where 
long fibers and a large number of connectors, couplers, or splitters are involved. To overcome 
the attenuation and losses, the laser power needs to be augmented. With a given level of 
attenuation along the signal path, improvement in energy efficiency of optical links can be 
achieved with the availability of high-sensitivity receivers. Designing a high-sensitivity 
optical receiver using an APD along with the energy-efficient equalization techniques 
implemented in modern CMOS technology is one of the main goals of this paper.  
In a rapidly reconfigurable optical network, different data bursts originating from different 




3.1(a). A burst-mode receiver (BMRX) capable of performing reconfigurations to adapt 
itself to the variability, prior to the real data transmission, is essential. Fig. 3.1(b) shows a 
simplified timing diagram of the burst-mode reconfiguration scheme; the receiver needs to 
cancel the dc offset, control the signal amplitude for linear operations, and also recover the 
sampling clocks, before the transmission of the data payload. The aforementioned 
reconfigurations lead to an overhead time whenever a different data burst arrives, and 
consequently, the link latency and bandwidth can be improved by reducing the overhead, 
i.e., the overall reconfiguration time, especially for a network where switching events occur 
frequently. RC low-pass filter (LPF)-based designs are conventionally applied to extract the 
dc and amplitude information [19], [22], whereas the inevitable tradeoff between the tracking 
time and the settling behavior of RC LPF forms a bottleneck in reducing the reconfiguration 
time. Prior arts have employed various design techniques to improve the settling time. For 
instance, the work in [39] uses a feedback-type automatic offset compensation (AOC) loop 
with switchable bandwidth to remove the input dc offset in less than 75 ns for 10-Gb/s 
operations. A feed-forward type AOC is applied in [40] achieving 25.6-ns response time for 
10-Gb/s operations with tradeoffs in accuracy and power consumption, as indicated in [39]. 
A calibration state machine is designed along with RC LPF in [19], which completes the 
search for the settings associated with dc component cancellation in 12.5 ns at 25-Gb/s 
operations. We propose an integrating dc comparator and an integrating amplitude 
comparator in this paper to enable fast cancellation of the dc offset, and rapid signal 
amplitude control, respectively. The proposed integrating dc and amplitude comparators 
eliminate the RC settling time constraints, and as will be shown in Sections 3.5.2 and 3.5.3, 
the minimum comparison time is reduced to two unit intervals (UIs), empowering significant 
acceleration of the burst-mode reconfiguration and scaling with the data rate. Furthermore, 
due to the nature of performing integration, the proposed integrating dc and amplitude 
comparators do not require the clock and data recovery circuits (CDR) to be locked in 
advance.  
This paper is organized as follows. Section 3.2 reviews the basics of APD, its advantages, 




describes the equalization circuits designed in current-integrating fashion. Section 3.5 
explains the operation of the burst-mode reconfiguration loops and elaborates the principles 
and implementations of the proposed integrating dc and amplitude comparators. The 
experimental results of this burst-mode optical receiver are shown in Section 3.6, and finally, 
Section 3.7 summarizes this paper with performance comparisons and conclusions. 
3.2    Avalanche Photodetector (APD) 
Friis’ formula for noise figure [23] suggests that a high-gain stage at the front end is favorable 
in suppressing the noise contribution from succeeding stages to the overall signal-to-noise 
ratio (SNR). This motivates the use of APD since APD offers gain that increases the 
photocurrent by a multiplication factor of M as the very first stage of the receiver, and the 
ongoing advancements in the gain-bandwidth product of APD [24]–[26] have made APD 
more and more suitable for high-speed data communication. Nevertheless, since the APD 
gain arises from the generation of secondary electron–hole pairs through the impact 
 
 
Fig. 3.1. (a) Transmission of distinct data bursts originated from different transmitters to 
a single optical line terminal (OLT), including a burst-mode optical receiver (BMRX). 
(b) Simplified timing diagram of burst-mode reconfiguration scheme, in which the dc 




ionization process, and these pairs are generated at random times [27], the shot noise of 
APD is enhanced by the excess noise factor, F, given by  
F = kM + (1 − k) (2 − 1/M)                                                  (3.1) 
where k =  if , or k =  if  by definition, while  and  
denote the impact ionization coefficients for electrons and holes, respectively [27]. With the 
incident optical power represented by P, the dark current represented by Id, the magnitude of 
electron charge represented by q, the responsivity of the photodetector represented by R, the 
effective noise bandwidth of the receiver represented by ∆f, the thermal noise power 
represented by NT, the shot noise power, denoted by NS, and the SNR of an APD-based front 
end can be, respectively, written as: [27], [28] 
NS = 2qM 2F (Id + RP) ∆f                                                (3.2) 
SNR = (MRP)2 / (NS + NT)                                               (3.3) 
A few observations can be made from (3.1) to (3.3). First, when M is set to 1, F equals 1 in 
(3.1), implying the absence of excess shot noise, and the resulting expressions for (3.2) and 
(3.3) correspond to the case of using a p-i-n photodetector. Second, provided that the thermal 
noise is dominant over the shot noise, i.e., NT  NS, the signal power increases with the gain 
(M ) quadratically, and hence, the improvement in SNR by a factor of approximately M 2 can 
be achieved as long as the gain-independent thermal noise keeps dominating the noise 
contribution. Therefore, compared to a p-i-n photodetector with similar bandwidth, APD 
considerably benefits the receiver sensitivity in the thermal-noise-limited regime. On the 
contrary, in the case of being shot-noise limited, i.e., NS  NT, it can be inferred from (3.2) 
and (3.3) that the SNR can no longer be improved by increasing M, and as a matter of fact, 
the SNR is degraded by the excess noise factor F, in comparison with a p-i-n photodetector 
having similar bandwidth. The foregoing suggests that there exists an optimum value of gain 
M, which gives rise to the maximum SNR; the optimum value of M can be found by solving 




input power while different amounts of input-referred thermal noise (INT) are present. In this 
design, the input-referred noise current of the receiver from the simulation is 0.68 μArms, and 
the overall responsivity of APD is set to be 4 A/W, corresponding to a multiplication factor 
or gain of 5.7 approximately.  
In addition to the enhanced shot noise, the bandwidth of APD generally decreases with the 
gain because of the longer avalanche build-up time [26]. As the effective signal power can 
be compromised by the excess inter-symbol interference (ISI) due to the lower bandwidth, 
equalizer (EQ) circuits are included in this APD-based optical receiver for the purpose of 
ameliorating speed limitations formed by the APD gain-bandwidth tradeoff and the RinCin 
time constants as well, where Rin denotes the input resistance of the receiver, and Cin denotes 
the total capacitance at the receiver input. 
 
 
Fig. 3.2. SNR improvements (in decibels) versus M with a given level of optical input 
power (−16 dBm). k = 0.2, R = 0.7, and different amounts of input-referred thermal noise 




3.3    APD-Based Optical Receiver Architecture  
The architecture of the burst-mode optical receiver is shown in Fig. 3.3(a). The single-ended 
photocurrent is converted into differential voltage outputs by the analog front end (AFE), 
consisting of a variable current source (VCS) to subtract the dc component of the 
photocurrent, a three-stage inverter-based transimpedance amplifier (TIA), a differential 
pair-based single-ended-to-differential amplifier (S2D), two-stage current-steering variable 
gain amplifier (VGA), and a transconductance-C LPF (gm-C LPF) with 100-kHz bandwidth 
in a negative feedback loop for residual offset cancellation and combating low-frequency 
drifts. The circuit schematic of the VCS is shown in Fig. 3.3(b), where the value of VBIAS and 
the ON/OFF states of the switches are determined by 8-bit digital setting (b0:b7). The 8-bit 
control of VCS is implemented in a binary-weighted fashion, and its tuning range can be 
adjusted by varying the tail current source of the V2I shown in Fig. 3.12(b). The idea of 
keeping the resolution (LSB) at 2% – 4% of the peak-to-peak ac current amplitude, proposed 
in [19], is adopted in this VCS design. The circuit schematic of the three-stage inverter-based 
TIA is shown in Fig. 3.3(c), and the feedback resistors, RF1 and RF2, are designed to be 1.2 k 
and 275 Ω, respectively. In view of that the value of RF1 impacts on the SNR performance 
and the EQ specifications, the design considerations of RF1 are described together with the 
EQ in Section 3.4, while the value of RF2 is chosen such that the third-inverter stage with 
feedback resistor acts as an amplifier, and that RF2 does not considerably affect the overall 
AFE bandwidth. In addition, to better interface with the current-mode logic (CML) used in 
succeeding stages, the second-inverter stage in the TIA is sized so as to have the common-
mode output voltage of TIA is 635 mV under 1-V supply. A conventional differential 
amplifier is used to implement the S2D, as shown in Fig. 3.3(d). The S2D is designed to have 
voltage gain 1.5 V/V, output common-mode voltage 730 mV, and −3-dB bandwidth 28 
GHz when loaded with the VGA in this paper. The circuit schematic of the VGA is shown 
in Fig. 3.3(e), in which VB0 is a fixed bias voltage, while VB1 and VB2 are determined by 5-bit 
digital setting (b8:b12) such that a fixed amount of current ICM = IG + IR, is steered between 
the branches with and without gain. The purpose of having a fixed value of ICM is to keep the 
common-mode output voltages the same, independent of the gain setting. With the current-




bandwidth can be kept sufficiently constant among all gain settings for the VGA. The tuning 
range of the VGA gain per stage is from 0.95 to 1.67 V/V, and the 5-bit control is 
implemented in thermometer code fashion. Specifically, for the two-stage VGA in this 




Fig. 3.3. (a) Architecture of the BMRX. (b) Circuit schematic of the VCS. (c) Circuit 
schematic of the three-stage inverter-based TIA. RF1 = 1.2 kΩ and RF2 = 275 Ω nominally 
in this design. (d) Circuit schematic of the single-ended-to-differential amplifier (S2D), 
with load resistors set to 172 Ω in this design. (e) Circuit schematic of the current-steering 
VGA, with load resistors set to 172 Ω in this design. (f) Circuit schematic of the 




(1, 1, 1, 1, 1), the gain of the two-stage VGA is increased by a factor of 1.25 per step with 
the −3-dB bandwidth of the two-stage VGA kept at 20 GHz. From simulations, the 1-, 2-, 
and 3-dB compression points in the gain of each VGA stage are 227, 310, and 368 mV, 
respectively. The enable/disable control scheme for the LPF loop is shown in Fig. 3.3(f). 
When ENLPF is set to logical low and ENBLPF is set to logical high, the LPF loop is disabled 
by having VNLPF ≈ VPLPF, introducing approximately zero offset to the AFE. The output of 
AFE is deserialized (1-to-4) by a bank of four sample-and-hold (S/H) switches, clocked by 
four quarter-rate clock phases. The S/H switch is implemented with a single transistor 
(pMOS) with a dummy transistor in series to mitigate the effects of charge injection as in 
[30]. Followed by a dedicated set of EQ and slicer, also clocked by the quarter-rate clock 
phases, each deserialized voltage sample is recovered to digital logic level. When a new data 
burst arrives with a “1010. . .” preamble pattern, the on-chip searching logic is designed to 
sequentially determine the optimum digital setting of (b0:b12) with respect to two goals. One 
is to cancel the dc offset and, in the meantime, retain the dc bias point by matching the dc 
component of the photocurrent with the current from VCS. The other is to control the signal 
amplitude by adjusting the gain of VGA, in order that linear operation is maintained, and the 
setting of the EQ circuits does not need to be updated with different data bursts possessing 
distinct power levels. 
3.4    Equalizer Design 
Increasing the value of the shunt-feedback resistor used in the TIA benefits in higher gain 
and lower noise at the receiver front end at the expense of eventually pushing the dominant 
pole toward low frequency, particularly with the presence of the capacitance from APD and 
wire-bond pad. When the frequency of the dominant pole is significantly smaller than the 
data rate, the long-tail post-cursor ISI is induced in the pulse response. The signal and noise 
analysis of a TIA front end employing an inverter with a shunt-feedback resistor, and the 
effects of varying the shunt-feedback resistor value on the TIA bandwidth have been studied 
in [35]. With the aim of optimizing the receiver sensitivity, in this paper, the shunt-feedback 
resistor [RF1 in Fig. 3.3(c)] is increased to the extent that the ISI can be effectively cancelled 




achieves 67.16-dBΩ dc gain, 7.4 GHz −3-dB bandwidth, and the resultant −3-dB 
bandwidth of the AFE is 6 GHz from the simulation. The pulse response at the AFE outputs 
with −16-dBm optical modulation amplitude (OMA) input is simulated to determine the 
equalization scheme and the EQ coefficients, as shown in Fig. 3.4(a), where the peak value 
is 253 mV. In this paper, an EQ performing two-tap (including the main cursor) feed-
forward equalization (FFE) and two-tap decision feedback equalization (DFE) in current-
integrating fashion is designed such that the long-tail ISI can be mostly removed by the two-
tap FFE, while the residual first and second post-cursor ISI are cancelled by the two-tap DFE, 
as illustrated in Fig. 3.4(b). Although FFE amplifies high-frequency noise, the sensitivity can 
be improved when the benefit arising from reducing the ISI by FFE surpasses the penalty of 
the enhanced noise. The pulse responses at the AFE outputs are also simulated with different 
input power levels in the range from −16- to −11-dBm (OMA), along with their 
corresponding gain settings of VGA to verify the following inequality is satisfied: 
VMain  Σk |ISIk| > 7 (VNoise) + 30 mV                                    (3.4) 
where VMain denotes the main cursor magnitude; ISIk denotes the residual ISI that is k UIs 
apart from the main cursor; the factor, 7, refers to the target bit-error-rate (BER) < 10−12, 
and 30 mV is left as the decision margin for the data slicers.  
The double-sampling technique, reported and analyzed in [29] and [30], serves as one form 
of implementing two-tap FFE in the discrete-time domain. It takes two signal samples 
spaced with one UI and sums up the two samples with appropriate weights. As described 
in [30], the double-sampling technique is effective in equalizing a channel that well 
resembles a first-order RC low-pass system since the long-tail ISI can be cancelled by 
having the following satisfied: 
βDS = 1  exp ( Tb / TRC)                                                 (3.5) 
in which Tb is the bit interval, TRC is the RC time constant, and (βDS − 1) is the ratio of the 




double-sampling technique is energy efficient in comparison to both an infinite impulse 
response DFE (DFE-IIR) and an analog FFE by virtue of the dispensability of the output 
multiplexer after deserialization as well as the implementation of analog delay elements. 
In this design, the resistively loaded summer in [30] is replaced with a current-integrating 
summer to improve the settling time, and another DFE tap (second-tap DFE) is included. 
The schematic of the EQ is shown in Fig. 3.5, consisting of a current-integrating summer 
connected to the two-stage regenerative slicer embedding the first-tap DFE. The clock 
phases are designed for quarter rate operations, similar to [37], and such that SUMP[n] and 
SUMN[n] nodes shown in Fig. 3.5 are pre-charged to the supply voltage prior to the current 
integration over a single UI. At the end of the integration phase, the differential output 
voltage (SUMP[n] − SUMN[n]) is the weighted sum or the equalized value, as the result of 




Fig. 3.4. (a) Pulse responses at the AFE outputs before applying equalization. (b) Pulse 




SUMP[n]  SUMN[n] = α  (VP[n]  VN[n]) 
  + β  (VP[n 1]  VN[n 1]) 
     + γ  (DP[n 2]  DN[n 2])                              (3.6) 
 
where VP[n] and VN[n] are the differential S/H outputs of the current sample; VP[n − 1] and 
VN[n − 1] are the differential S/H outputs of the previous sample spaced with one UI ahead; 
DP[n−2] and DN[n−2] are the recovered complementary digital data bits two UIs ahead; α 
and β are the FFE coefficients, and γ is the coefficient for the second-tap DFE. The FFE 
and second-tap DFE coefficients, α, β, and γ, are adjusted by varying the gate voltages of 
the cascoding transistors VDSM, VDSS, and VDFE2, respectively, in Fig. 3.5, as in [38]. 
Similarly, DP[n − 1] and DN[n − 1] are the recovered complementary digital data bits one 
UI ahead, and the first-tap DFE coefficient, δ, is adjustable by varying VDFE. The gate 
voltages are set by voltage digital-to-analog converters (VDACs), and the resultant tap 
weight ranges of the FFE and DFE (i.e., β/α, γ /α, and δ/α) can be set from 0 to 0.8, with 
0.025 resolution. The nonlinearity of the integrating summer increases with the differential 
input signal level. From simulations, the error is increased to 10% of the ideal sum, when 
the differential input levels (i.e., VP[n] − VN[n] and VP[n − 1] − VN[n −1]) are increased to 
330 mV. When the input levels are further increased to 400, 450, and 500 mV, the error is 
increased to 15.5%, 19.2%, and 23.4%, respectively. The limited accuracy of the 
integrating summer does have the negative effects on implementing precise equalization; 
 
 




however, the employed EQ design allows the SNR target shown as (3.4) to be fulfilled 
within the target dynamic range. As the first-tap DFE is embedded in the two-stage 
regenerative slicer, the cancellation of the first post-cursor ISI is carried out at the internal 
nodes of the slicer, VEQP and VEQN, labeled in Fig. 3.5. In this design, the direct feedbacks 
used in [31] are employed. The settled outputs of one regenerative latch are directly fed as 
inputs to two other EQs for two-tap DFE operation, and the loop-unrolling DFEs are not 
required by exploiting the overlaps of the evaluation phases of the two adjacent slicers. 
3.5    Burst-Mode Reconfiguration Loops 
The block diagram of the burst-mode reconfiguration loops is shown in Fig. 3.6. During 
the preamble phase, the reconfiguration is started with an external pulse signal (PUL_IN) 
and is finished in 14 reconfiguration clock (RCK) cycles. The on-chip search algorithm 
applies successive approximation register (SAR) logic, with each clock cycle dedicated to 
the sequential decision of 1 bit of digital setting, and one additional cycle inserted between 
those devoted to b7 and b8. The inserted cycle allows reliable dc offset cancellation before 
the search for the gain setting since the gm-C LPF is enabled to cancel the residual offset 
at the completion of setting b7. With the enable/disable control scheme shown in Fig. 
3.3(f), the capacitors in effect memorize nothing related to the results of the VCS loop as 
VNLPF ≈ VPLPF throughout the time, when the LPF is disabled. Accordingly, as soon as the 
LPF is enabled, it starts to help with cancelling the residual offset. Similar to other 
applications of SAR algorithm, e.g., SAR analog-to-digital converter (ADC), the SAR 
algorithm applied in this paper relies on comparators to resolve 1 bit of digital setting, and 
the maximum speed at which the SAR algorithm can run depends on the delay within the 
loop. Therefore, integrating dc comparator and integrating amplitude comparator are 
proposed to reduce the minimum comparison time to two UIs, such that the loop delay is 
no longer limited by the RC settling time of conventional RC LPF-based designs. When 
the preamble data stream is present, the integrating dc comparator compares the dc levels 
of the AFE outputs, whereas the integrating comparator compares the signal amplitude 
with reference amplitude. The results are amplified to a digital logic level by the slicers 




which reconfiguration loop is on duty. The slicer follows the topology of the double-tail 
latch-type voltage sense amplifier, proposed in [36], and the slicers in the reconfiguration 
loops are designed with the specifications as follows. The input-referred noise is 0.33 
mVrms; the sensitivity at 6.25-GHz operation is better than 100 μV for input common-mode 
voltages varying from 0.4 to 0.7 V; and the offset is 5 mV from Monte Carlo simulations 
and can be effectively calibrated by introducing the offset into the preceding integrating dc 
or amplitude comparator. Sections 3.5.1–3.5.3 first describe a customized state machine as 
part of the SAR search algorithm and elaborate the functions and advantages of the 
proposed integrating dc and amplitude comparators which have critical contributions to 
improve the reconfiguration loop delays and hence the link bandwidth as well as latency 
in burst-mode operations.  
3.5.1    Pulse-Triggered State Machine 
The pulse-triggered state machine is designed for high-speed operation with the goal that 
each bit of the digital setting (b0:b12) does not react to the slicers in the reconfiguration 
loops until the corresponding pulse arrives. Additional function with enable/disable logic 
is implemented, offering options to use either the predefined setting set by an external field-
programmable gate array or the setting determined by the reconfiguration loops. Fig. 3.7 
shows the block diagram of the pulsed-triggered state machine. Setting the enable signal 
 
 




(REN) to logical low disables the reconfiguration loops, and the predefined digital setting 
will be used throughout. Setting REN to logical high enables the reconfiguration loops, and 
a chain of nonoverlapping pulses spaced with one RCK cycle (TRCK) is generated, selecting 
the bit to be overwritten by the slicer, one after another. In other words, as REN is set to 
be logical high, the predefined values of the digital setting are to be sequentially 
overwritten. For instance, with REN set to high, b0 keeps its predefined value when its 
corresponding digital control signal, PUL0, is initially low. When PUL0 rises to high, the 
register of b0 starts to take in the slicer output. Before PUL0 goes back to low, the 
regenerative slicer settles and overwrites the original predefined value of b0. This value 
written by the slicer is held afterward, unless the predefined value is reloaded by setting 
REN to low. By design, the rising edges of the pulses are aligned with those of the RCK, 
and the misalignment induced by process variations can be compensated with an on-chip 
digitally controlled delay line. 
 
 




3.5.2    Integrating DC Comparator 
Conventional first-order RC LPFs are commonly applied to extract dc information. As 
shown in Fig. 3.8(a), the slicer directly compares the LPF voltage levels and amplifies the 
difference to digital logic level. The result is then taken as 1 bit of the digital setting for 
VCS during the reconfiguration process. Nonetheless, as illustrated in Fig. 3.8(b), there is 
an inevitable tradeoff between the tracking time and settling behavior. With the RC time 
constant set to be 0.1 ns, as shown in blue, it can be observed that considerable ripples, 
which make the comparison result less reliable, are introduced. In contrast, with the RC 
time constant set to be 1 ns, as shown in red, it fails to track the dc component in 1.5 ns. 
This RC settling time constraint presents a bottleneck in speeding up the SAR logic, and 
thus the burst-mode reconfiguration since the unsettled voltage levels do not accurately 
reflect the effect of the last adjustment of VCS. As a consequence, comparing the unsettled 
voltage levels can lead to the nonoptimal setting of the VCS at the end of the 
reconfiguration process. The integrating dc comparator, as shown in Fig. 3.9(a), is 
proposed to replace the RC LPF. The pMOS pair charges the outputs to the supply voltage 
when the RCK is low, resetting the differential output voltage approximately zero. When 
RCK becomes high, the integration of the respective input voltage is effectively performed 
as the summation of the discharging current on the load capacitance (CLOAD), i.e., the 
voltage drop at the output. Since the input waveform is programmed to have “1010. . .” 
preamble pattern, the voltage drop at the output contains the information of the input dc 
level with the integration period set to even numbers of UIs. The simulation result, as 
shown in Fig. 3.9(b), illustrates the principle of operation. With the integration period (half 
of the RCK period in this design) set to two UIs and proper common-mode design, the 
polarity of the differential output voltage indicates which input has higher dc level at the 
end of the integration period. In addition, it is insensitive to the timing alignment between 
the RCK and the preamble data stream due to the nature of performing integration, and 
therefore, the locking of CDR in advance is unnecessary. The slicer following the 
integrating dc comparator further amplifies the differential output voltage to digital levels, 




dc comparator eliminates the RC settling time constraint and the minimum integration time; 
namely, the minimum comparison time can be set to be two UIs by integrating only one 
pair of 1 and 0. To make the fast dc offset cancellation loop more precise, the offset from 
the integrating dc comparator itself can be calibrated by adjusting the gate voltages of the 
cascoding transistors (VOSP and VOSN) with VDACs. As other current-integrating designs, 
the common-mode integration could cause problems, if the common-mode voltage drops 
at the outputs are undesirably large such that the transconductance (gm) of the input pairs 
becomes significantly smaller as the integration carries out. To avoid the aforementioned 
issue, the common-mode output voltages are designed in order that 150 mV is left as the 
margin for the input pairs from being out of the saturation region. In addition, the tail bias 
current can be varied by adjusting its gate voltage VBIAS. Finally, the effects of non-50% 
duty cycle clocks on the integration results are simulated, as shown in Fig. 3.9(c), 
suggesting that ±10% of duty cycle distortion does not have a significant impact on the 
calibration accuracy on account of the invariant polarity or sign of the integration results.  
3.5.3    Integrating Amplitude Comparator 
An automatic gain control (AGC) loop needs the information of signal amplitude in order 
to adjust the gain along the signal path. This purpose is conventionally implemented by 
using RC LPF-based peak detectors, e.g., [22], to measure the value or the level-shifted  
 
 
Fig. 3.8. (a) Conventional RC LPF-based dc comparator. (b) Simulation results showing 












value of the peak amplitude. Similar to the first-order RC LPF, as described previously, the 
inevitable tradeoff between tracking time and settling behavior limits the reconfiguration 
speed, as the next adjustment of the gain setting may not be correctly resolved if the peak 
detectors are not settled. In this paper, the integrating amplitude comparator is proposed to 
replace the conventional peak detectors in the AGC loop and to enable rapid signal 
amplitude control along with the SAR search algorithm. The circuit schematic of the 
building block in the proposed integrating comparator is shown in Fig. 3.10(a), while its 
principle of operation is illustrated in Fig. 3.10(b). With the same RCK used in the 
integrating dc comparator, the outputs are pre-charged to the supply voltage when RCK is 
low, and the differential output voltage is thus reset to approximately zero prior to the rise 
of RCK. During the integration phase, i.e., when RCK is high, VOP and VON are both being 
discharged, with a potentially equal or very different amount, depending on the differential 
input amplitude. In Fig. 3.10(b), provided that the mismatches introduced by the process 
 
 
Fig. 3.9. (a) Circuit schematic of the proposed integrating dc comparator. (b) Simulation 
results showing the operation of the proposed integrating dc comparator, where the dc 
level of VIN is lower than that of VIP by 20 mV. (c) Integrating dc comparator differential 




variations are negligible or calibrated, I1 = I2 = I3 = I4 when VIP = VIN by symmetry, and 





Fig. 3.10. (a) Building block of the proposed integrating amplitude comparator. (b) 





differential output voltage (VOP − VON ≈ 0), at the end of integration. By contrast, in the 
case that the differential input amplitude is large, as shown in red in Fig. 3.10(b), I1 
conducts most of the tail bias current during the half preamble period (one UI) when VIP > 
VIN, while I3 conducts most of the tail bias current during the other half preamble period 
when VIP < VIN. Since both I1 and I3 discharge the same node VON, a relatively large 
differential output voltage (VOP − VON), after the integration over one full preamble period 
(two UIs), is expected, due to the significantly more voltage drop at VON. The biasing and 
the sizes of the differential pairs are further optimized in order that the value of (VOP − VON) 
at the end of the integration phase increases with the differential amplitude of the input, 
regardless of the timing alignment between the input preamble waveform and the RCK. As 
shown in Fig. 3.11(a), a replica stage is connected to the outputs with opposite polarity, 
converting the differential amplitude of its input into the value of (VON − VOP) instead, at 
the end of the integration phase. Therefore, one stage will compete with the other during 
the integration phase in deciding the sign of (VOP − VON), and the result directly indicates 
which stage sees the input signal with larger differential amplitude, given that the common-
mode voltages of the inputs are identical, and the offsets are negligible. A reference 
preamble waveform possessing “1010. . .” pattern is derived from the rail-to-rail clock 
signals and its amplitude is programmable but fixed during the reconfiguration process. By 
comparing the preamble waveform from the AFE outputs with the reference preamble 
waveform, the proposed integrating amplitude comparator removes the need for peak 
detectors, offering much faster updates to the VGA gain setting. The rapid signal amplitude 
control is achieved by incorporating the proposed integrating amplitude comparator with 
the SAR search algorithm such that the amplitude of the AFE outputs converges toward 
the reference amplitude in a designed number of RCK cycles. In this paper, differential 
pair-based buffers are included at the inputs of the proposed integrating amplitude 
comparator to implement common-mode rejection, with the main benefit that the proposed 
gain reconfiguration loop is insensitive to the residual dc offset. Finally, similar to the case 
of integrating dc comparator, the effects of non-50% duty cycle clocks on the integration 
results are also simulated, as shown in Fig. 3.11(b), again suggesting that ±10% of duty 




of the invariant polarity or sign of the integration results. 
3.5.4    Analog Settling Time Reduction 
Despite the bottleneck formed by the RC settling time constraint in speeding up the 
reconfiguration loop is eliminated by the proposed integrating dc and amplitude 
comparators, the analog settling time still takes part in determining the maximum speed at 
which the SAR logic can operate. The analog settling time is destined, as the effects of 
 
 
Fig. 3.11. (a) Circuit schematics of the proposed integrating amplitude comparator. (b) 
Integrating amplitude comparator differential output voltage versus different clock duty 




updating the digital setting of VCS or VGA cannot be immediately settled and ready for 
the next point in the SAR search process. Even though the analog settling occurs 
concurrently, it is informative to identify the analog settling time as two parts. The first one 
resides in the AFE and strongly depends on the bandwidth of the AFE. One possible way 
to reduce the analog settling time of the AFE, which is not implemented in this paper, is 
adding switches to decrease the load resistance at each or selected stages during the 
reconfiguration process. For instance, the resistance of the shunt-feedback resistor in TIA 
or the load resistors in VGA can be effectively reduced by turning on the switches in 
parallel, when the reconfiguration is in progress. The drawback of the aforementioned 
method is that the increase in bandwidth by decreasing the load resistance generally implies 
the reduction in gain, and hence, the dc offset and signal amplitude are both expected to be 
smaller, compared with those in the case, when the parallel switches are absent. The other 
part of analog settling time is associated with the settling of the bias currents in VCS and 
in the current-steering VGA. Fig. 3.12(a) shows the schematic of a conventional current-
mirror-based current digital-to-analog converter (DAC), where the digital inputs steer the 
currents into or out from the current mirror at the output. This topology using a current 
mirror is suitable for high-speed operation, i.e., with short settling time, only if the current 
mirror conducts a relatively high current such that the diode-connected transistor acts as a 
resistor with relatively low resistance. Accordingly, the DAC with a current mirror can be 
used in reconfiguring the current-steering VGA in that the currents flowing through the 
current mirrors are expected to be within 1–3 mA. By contrast, the DAC using a current 
mirror should not be directly used in reconfiguring the VCS, in view of the fact that the 
target dc component of the photocurrent, which is to be subtracted with the current flowing 
through the VCS, is on the order of 100 μA. The schematic of the proposed solution is 
shown in Fig. 3.12(b), where the DAC is loaded with resistors with low resistance, and the 
differential output voltage is then taken as the differential input of a voltage-to-current 
(V2I) converter. The resistively loaded DAC has a lower and invariable RC time constant, 
in contrast to the DAC loaded with current mirrors, benefiting the settling time whenever 
a new digital setting is applied. A mirroring ratio of 7:2 is used at the output current mirror 




in Fig. 3.12(b). The 95% settling time at VOUT is measured to be 36.64 ps from the 
simulation. The V2I converter not only provides isolation of the output node from the bank 
 
 
Fig. 3.12. (a) Circuit schematic of the conventional DAC loaded with diode-connected 
transistors for current mirroring. (b) Circuit schematic of the DAC loaded with low-
resistance resistors. The differential output voltage is taken as the differential input of a 




of switches used to steer the currents but also allows the VCS to operate in different 
dynamic ranges by simply varying its tail bias current. Although nonlinearity can be 
introduced by the V2I converter, it is not an issue in this design where the resolution for 
the target dynamic range is sufficient and the convergence to the level closest to the ideal 
one is accomplished by the feedback loop of SAR search algorithm. 
3.5.5    Simulation Results 
With the foregoing designs and optimizations, the RCK period for 25-Gb/s operation can 
be set to be four UIs, in which two UIs are dedicated to the integration phase, i.e., 
comparison time, while the other two UIs are devoted to resetting the integrating 
comparators and the settling time after an update to the digital setting is applied. A typical 
simulation result is shown in Fig. 3.13 for illustration. The outputs of the AFE are initially 
far away from each other because of the large dc offset. As the dc offset gets cancelled, 
they become closer to each other. Afterward, the amplitude starts to grow and remain at a 
desirable level. The whole burst-mode reconfiguration process takes a fixed number of 
RCK cycles, 14 cycles in this design, and thus finishes in 14×4 UIs. Specifically, with the 
pulse-triggered state machine described in Section 3.5.1, the digital settings can only be 
sequentially overwritten or reconfigured within 14 clock cycles. After the 14 clock cycles, 
all settings cannot be further changed since their digital values are held and stored by 
latches until the next reconfiguration process. When a quarter-rate (6.25 GHz) clock is used 
for 25-Gb/s operations, the reconfiguration takes place within the time span of 14 × 160 ps 
= 2.24 ns. Similarly, if a 3.125-GHz (1/8 of the data rate) clock is used for 25-Gb/s 
operations, the reconfiguration is completed in 14 × 320 ps = 4.48 ns. 
3.6    Experimental Results 
The chip is fabricated in 28-nm CMOS technology. Fig. 3.18(a) shows the die micrograph 
of the core circuitry. The experiment setup is shown in Fig. 3.14. The receiver chip is wire-
bonded to an APD die whose gain (M) at 1310 nm is adjustable via the reverse-bias voltage. 
A continuous-wave laser is modulated by a high-speed Mach–Zehnder modulator with 




for monitoring the input optical data signal and the output electrical data signal is set up, 
and an external BER tester is used to measure the BER. The best sensitivity, −16-dBm 
(OMA), is achieved at 25 Gb/s with PRBS-7 input pattern when the reverse-bias voltage 
of APD is set to be 16 V, under which the overall responsivity, including the multiplication 
factor, of the APD is 4 A/W, while the −3-dB bandwidth of the APD optical response, 
excluding the input resistance and capacitance of the electronic chip, is 20 GHz. The off-
chip decoupling capacitors are included on the printed circuit board (PCB) to minimize the 
 
 
Fig. 3.13. Simulated AFE outputs in burst-mode reconfiguration. 
 
 




variation of the APD bias voltage. The measured bathtub curve with −16-dBm (OMA) 
at 25 Gb/s with PRBS-7 input pattern is shown in Fig. 3.15, showing 0.2 UI horizontal 
opening for BER less than 10−12. In order to verify the function of the proposed integrating 
dc and amplitude comparators together with the reconfiguration loops, the waterfall plot 
for PRBS-7 input with fixed EQ setting found with −16-dBm input is shown in Fig. 3.16, 
and a dynamic range of 5 dB is achieved. Outside the dynamic range, the BER is improved 
when reducing the RCK frequency from quarter rate to one-eighth of the data rate. Similar 
to the SAR ADC designs, a single decision error during the SAR search process can lead 
to deviation from the optimum convergence point. The extra time granted by reducing the 
RCK frequency primarily helped the AFE to settle more completely, and by which the 
chance of having a decision error on account of the unsettled inputs is reduced. The limiting 
factor of the dynamic range in this paper lies in the current-steering VGA since each stage 
of the VGA is designed to have only 2.45-dB dynamic range of gain with its −3-dB 
bandwidth kept approximately constant. When tested with PRBS-31 input pattern, the best 
sensitivity measured at 25 Gb/s is degraded to −15.3-dBm (OMA), and the waterfall plot 
for PRBS-31 with fixed EQ setting found with −15.3-dBm input is shown in Fig. 3.17. 
Finally, the power consumption and the breakdown at 25 Gb/s are shown in Fig. 3.18(b). 
The AFE consumes 12.2 mW, including 1.2 mW by APD; the EQ consumes 4.3 mW, and 
 
 




the clock and data buffer consume 17.7 mW. In total, 34.2 mW is consumed by the receiver 
data-path, and 1.37-pJ/b energy efficiency is achieved. 
3.7    Summary 
The APD-based burst-mode optical receiver applies current-integrating equalization and 
 
 










achieves −16-dBm (OMA) sensitivity at 25 Gb/s with 1.37-pJ/b energy efficiency. The 
proposed integrating dc comparator and integrating amplitude comparator significantly 
relax the settling time constraints, enabling 2.24-ns reconfiguration time at 25 Gb/s. The 
performance and comparisons with the state-of-the-art are summarized in Table 3.1. 
 
 
Fig. 3.18. (a) Micrograph of the core circuitry, including the pad wire-bonded to the APD 
(APDIN), AFE, quarter-rate EQ (EQ), integrating dc comparator (Int. dc Comp.), 
integrating amplitude comparator (Int. Amp. Comp.). (b) Power consumption breakdown 









C h a p t e r  4  
PAM4 WIRELINE RECEIVER WITH 2-TAP DIRECT  
DECISION FEEDBACK EQUALIZATION (DFE) 
4.1    Overview 
Four-level pulse amplitude modulation (PAM4) signaling has become an attractive option 
for high-speed data communication links where the channels suffer from severe bandwidth 
limitation, by virtue of its halved Nyquist frequency in comparison with that of non-return-
to-zero (NRZ) modulation. In other words, the PAM4 signaling improves the spectral 
efficiency over that of NRZ, by encoding two bits of information, often referred to as the 
most significant bit (MSB) and the least significant bit (LSB), into one symbol. The 
consequent advantages of using PAM4 as a substitution for NRZ include the following: 
the bandwidth requirements for the channel and the front-end circuits are both reduced, 
and the circuits for clock generation and distribution can operate at the halved frequency. 
These advantages can potentially lead to higher data rates and/or lower power 
consumptions. However, there are new challenges stemming from the nature of multilevel 
signaling when designing PAM4 transceivers. Specifically, with a fixed transmitter swing 
that is divided into the multiple levels, the receiver needs to resolve the transmitted bits 
from signals that have lower strength. The foregoing infers to two important design 
challenges, which this work focuses to address. One is the more demanding sensitivity of 
the decision circuitry, as will be elaborated in later paragraphs. The other is the necessity 
of canceling the inter-symbol interference (ISI), since the ISI resulting from strong symbols, 
for example, (MSB, LSB) = (+1, +1), can intrude detrimental interference on the nearby 
weak symbols, for example, (MSB, LSB) = (−1, +1), and cause undesirable data eye 
closure as a result. The same proportion of ISI level can be, on the contrary, tolerable in 
the cases of NRZ modulation in that the bipolar symbols, or bits, have nominally identical 
magnitude of signal swings.  




digital converter (ADC)-based equalization can be employed. In both scenarios, the 
incorporation of a decision feedback equalizer (DFE) is often an appealing option, as a 
DFE can succeed in compensating post-cursor ISI without amplifying crosstalk and noise. 
Recent examples include an ADC-based PAM4 receiver [41], designed in 16-nm FinFET 
CMOS, utilizing analog CTLE together with 24-tap feedforward equalizer (FFE) and 1-tap 
DFE implemented in digital domain, and the transceiver achieves bit-error-rate (BER) less 
than 1E−8 at 56 Gb/s over a channel with 31-dB loss at 14 GHz (Nyquist frequency). With 
the feasibility of integrating hybrid analog and digital equalization including long-tap FFE, 
ADC-based receiver architectures have been designed for longer reach or channels with 
loss greater than 30 dB at Nyquist [41]–[44]. On the other hand, an analog-based 40–56-
Gb/s PAM4 receiver in 16-nm FinFET CMOS [45], targeting chip-to-module and board-
to-board cable interconnects, mitigates the channel loss of 10 dB at 14 GHz and reflections, 
by incorporating CTLE and direct 10-tap DFE in analog domain. Compared to [41] that 
equalizes > 30-dB loss at Nyquist with ADC-based architecture, this analog-based receiver 
[45] designed for 10-dB loss at Nyquist achieves BER of less than 1E−12 at 56 Gb/s but 
consumes ~40% less power [45]. These previous designs suggest that for short reach 
applications where channel losses can be less than 10 dB at Nyquist, an ADC-based 
receiver may not be the optimal solution in consideration of both the hardware and power 
that need to be invested. 
Despite the usefulness of including a DFE as part of a PAM4 receiver in the analog fashion, 
as demonstrated in [45]–[47], improving the energy efficiency of an analog-based PAM4-
DFE at high data rates remains challenging. First, compared with NRZ receivers, the 
reduced eye-height in PAM4 receivers (by a factor of ~3 in the absence of nonlinearity and 
with fixed transmitter swing) sets a more stringent limit for the sensitivity of the slicer used 
for resolving the symbols and making decisions. Furthermore, the sensitivity requirement 
generally becomes more difficult to meet, given tighter timing constraints, such as at higher 
data rates and/or with lower decision latency requirements in feedback loops. Second, at 
least three slicers are required with respect to the three distinct thresholds, and therefore, 




greater concern in designing PAM4 receivers. Moreover, as can be seen in Fig. 4.1, 
which compares the implementation of direct 1-tap PAM4-DFE with that of 1-tap loop-
unrolling PAM4-DFE, the loop-unrolling technique demands significantly more hardware. 
Even if only one tap is unrolled, it needs 12 slicers, three multiplexers, and one 
thermometer-to-binary (T2B) decoder for each deserialized branch (e.g., 24 slicers, six 
multiplexers, and two T2B decoders in total for a half-rate design). Since the number of 
slicers increases exponentially with the number of taps unrolled, the loop-unrolling 
technique is prohibitively costly in hardware and power consumption for a high data rate 
PAM4 receiver, suggesting that the speed or the delay performance of the slicers is critical. 
As illustrated in Fig. 4.2, a stringent timing constraint that requires all the operations to be 
finished within 1 UI is set, when attempting to directly close the decision feedback loop 
for the first tap. Although the signal propagation and settling happen concurrently in reality, 
it is informative and useful to conceptually distinguish them into the setup time of the slicer, 
clock-to-Q delay of the slicer, the propagation delay of the DFE tap, and the settling time 
of the summer. Details and interpretations of these timing constraints are presented in 
Section 4.4. In particular, since the clock-to-Q delay of the slicer takes up a considerable 
portion in the 1-UI constraint, as will be shown in Section 4.3, the improvement in slicer 
delay helps to close the loop at higher data rates or to relax the summer design such that 
no excess power-bandwidth tradeoffs or area-consuming inductors are required for 
reducing the summer settling time. Therefore, this work aims to demonstrate the idea of 
implementing an energy-efficient PAM4 receiver with direct DFE loops by improving the 
slicer performance.  
This article, expound upon [60], is organized as follows. Section 4.2 presents the overall 
PAM4 receiver architecture, where each subsection describes the circuits that serve as key 
building blocks in the analog front-end (AFE) and in the clock path. Section 4.3 reviews 
the operations and features of prevalent slicer topologies and describes the proposed slicer 
in detail. Section 4.4 elaborates the timing constraint for completing the DFE loops. 
Experimental results of this PAM4 receiver are shown in Section 4.5, and finally, Section 







Fig. 4.1. Hardware implementation of PAM4-DFE in half-rate designs. Only the even 
data-path is shown for clarity, where THH, TH0, and THL are the three distinct threshold 
levels, and h1 corresponds to the first post-cursor ISI. (a) Direct 1-tap PAM4-DFE. (b) 









4.2    Receiver Architecture 
4.2.1    Overall Architecture 
The overall architecture of the PAM4 receiver is shown in Fig. 4.3. The AFE is composed 
of two stages of continuous time linear equalizer (CTLE) and two half-rate summers. The 
outputs of each summer are connected to four proposed CMOS track-and-regenerate slicers, 
among which one is responsible for the eye monitor (EM), and the other three slicers are 
dedicated to recovering the analog summer outputs to the corresponding 3-bit 
thermometer-coded digital levels. With the proposed slicers, direct 2-tap DFE is 
implemented. The 3-bit thermometer-coded outputs are first directly fed back to the 
summer in the other data path for the first tap of DFE, and then with 1-UI delay, fed back 
to the summer in the same data path for the second tap of DFE. The digital-level slicer 
outputs are further demultiplexed (1-to-32) for external and on-chip EM and BER counters 
(BERCs) to evaluate the eye-opening and BER performance, respectively. The clock path 
takes in an external pair of half-rate differential clock signals and amplifies them to rail-
to-rail levels with on-chip duty cycle correction (DCC). Clock buffers (CKBUFs) and a 
digitally adjustable delay line (DL) are included on the chip, serving as the interfaces with 
the clocked slicers to provide rail-to-rail clock signals for data recovery as well as the 
required clock phases for eye monitoring.  
The following sections describe the details associated with the design of CTLE in Section 
4.2.2, half rate summers in Section 4.2.3, linearity characterizations in Section 4.2.4, 
current mode logic (CML)-to-CMOS clock converter in Section 4.2.5, and DCC circuits in 
Section 4.2.6. The details of the proposed slicer are presented in Section 4.3. 
4.2.2    CTLE 
CTLE is included in the receiver to mitigate both pre-cursor ISI and post-cursor ISI, as the 
coverage of the direct 2-tap DFE design is limited to the first and second post-cursor ISI. 
Fig. 4.4(a) shows the schematic of the CTLE, which adopts the conventional topology of 














Fig. 4.4. (a) Schematic of the source-degenerated CTLE. (b) Simulated frequency 




frequency peaking can be enabled or disabled by setting VCTRL to be logic low or logic 
high, respectively. As shown in Fig. 4.4(b), the peaking frequency is digitally adjustable 
by varying the voltage level of VCAP. Since the source-degenerated resistance remains 
unchanged, the dc gain of the CTLE is approximately 0.9 (V/V), independent of the setting 
of VCAP. Without the inclusion of inductors, the frequency boost at 15 GHz is simulated to 
be 2.1 dB for a single CTLE stage. The voltage level of VCAP is set by an 8-bit on-chip 
voltage digital-to-analog converter (DAC), and the implementation of which follows the 
conventional resistor ladder R-2R architecture as presented in [41]. The voltage DAC 
therefore provides a dc voltage with 8-bit resolution between the ground (0 V) and a 
reference voltage, VHIGH, where the value of VHIGH can be changed via a pad connected to 
an external voltage source. In this prototype, an on-chip voltage DAC bank consisting of 
duplications of the aforementioned 8-bit voltage DAC is responsible for generating the 
digitally adjustable voltage levels. For further reduction in the area overhead, the resolution 
of each voltage DAC can be individually optimized with respect to the associated circuit 
blocks. 
4.2.3 Summer 
The summers used in the PAM4 receiver fall in the category of resistively loaded CML 
summer, and the architecture incorporating 2-tap DFE summation is shown in Fig. 4.5. 
Resistive source-degeneration is employed for linearity improvement. Depending on the 
previous two symbols resolved by the three data slicers; that is, the corresponding six 
thermometer-coded digital signals in differential fashion, the six tail currents are 
respectively steered to one of the two load resistors to perform DFE summation. To 
maintain the common-mode voltage level at the summer outputs irrespective of the DFE 
setting, all these tail currents are summed and mirrored to a common-mode restoration 
block which injects the currents evenly from the supply into the summing nodes (OUTPSUM 
and OUTNSUM). The common-mode restoration allows the threshold setting and delay 
performance of the slicers to be independent of the DFE setting.  




to that in a prior art [45], while an additional function is included in this work for offset 
compensation. The common-mode restoration currents, ICMP and ICMN, are nominally half 
of the sum of all DFE currents that is, (3IDFE1 + 3IDFE2)/2. The offset cancellation currents, 
IOSP and IOSN, are individually adjustable to compensate the accumulated dc offset of the 
CTLE stages and the summer. In this prototype, a closed offset-cancellation loop is not 
implemented, and the values of IOSP and IOSN are adjusted with on-chip voltage DACs. Due 
to the finite output resistance of the current sources and current mirrors, larger errors can 
be introduced when the currents to be copied become larger. As shown in Fig. 4.6(b), 
simulations have been carried out to study the deviations from the target common-mode 
voltage level, with distinct settings of DFE currents. It can be seen that without the 
common-mode restoration circuits, the output common-mode level of the summer drops 
roughly linearly with the increase of DFE currents; the voltage drop of output common-
 
 




mode level is approximately 70 mV when (IDFE1 + IDFE2) = 500 μA. By contrast, when the 
common-mode restoration circuits are connected, the voltage drop of output common-





Fig. 4.6. (a) Schematic of the common-mode restoration circuits. (b) Simulated 
performance of the common-mode restoration circuits, showing the deviation from the 





common-mode level is sustained across the range shown in Fig. 4.6(b). 
4.2.4    Linearity Characterizations 
Since the receiver front-end linearity performance is crucial for multilevel signaling, the 
linearity of the summer and that of the CTLE are respectively examined via the evaluations 
on the output eye linearity (EL) versus the input amplitude. Fig. 4.7(a) shows the 
nomenclature for PAM4 eye diagrams along with the definition used for PAM4 EL, where 
VAmp denotes the peak-to-peak input amplitude; EHH, EHM, and EHL measure the eye 
heights of the upper eye, the middle eye, and the lower eye, respectively. Clean PAM4 
signals without level mismatch (i.e., EL = 1) are applied to the input of the summer, and 
the output EL of the summer is recorded for each given input amplitude. Similarly, to test 
the CTLE linearity, PAM4 signals of different amplitudes with EL = 1 are generated, 
whereas these signals go through a channel with 4-dB loss at 15 GHz before being applied 
to the input of the CTLE. The two-stage CTLE is correspondingly configured to provide 
~4-dB boost at 15 GHz, which is the target amount of peaking, as described in Section 
4.2.2. The simulated results at different process corners are shown in Fig. 4.7(b) for the 
summer, and Fig. 4.7(c) for the CTLE. As variable gain amplifiers (VGAs) are not included 
in this prototype, the EL remains above 90%, only when VAmp is not greater than ~450 mV.  
4.2.5    CML-to-CMOS Clock Converter 
Fig. 4.8(a) shows the schematic of the CML-to-CMOS clock converter. It consists of a 
differential amplifier and two stages of ac-coupled inverter-based clock amplifier. The use 
of ac coupling capacitor and inverter with the input node connected to the output node via 
a resistor ensures that the dc level of the clock signals is biased to around half of the supply 
voltage. The CML-to-CMOS clock converter is able to amplify incoming sinusoidal clock 
signals to rail-to-rail (i.e., CMOS levels) at various clock frequencies, provided that the 
amplitude of the input sinusoidal signals is sufficiently large. Fig. 4.8(b) summarizes the 
minimum required peak-to-peak amplitudes at different frequencies such that the swings 




15-GHz clock signals, 24-mVpp input amplitude is needed for output swing larger than 50–
850 mV, and 40-mVpp input amplitude further increases the output swing from 
approximately ground (0 V) to the supply voltage (900 mV). By providing larger input 
amplitudes, this CML-to-CMOS clock converter can work at higher frequencies. 
4.2.6    DCC Circuits 
Duty-cycle distortion effectively induces unequal time frames for the operations (e.g., 






Fig. 4.7. (a) Nomenclature for PAM4 eye diagrams and the definition for PAM4 EL. (b) 





be highly undesirable for high data-rate designs where the performance such as BER is 
sensitive to the unwanted reduction or imbalance of the timing allocation. In light of the 
negative effects of the duty-cycle distortion, DCC circuits are designed and implemented 






Fig. 4.8. (a) Schematic of the CML-to-CMOS clock converter. (b) Simulated minimum 
required input peak-to-peak amplitude with different input clock frequencies for the 




adjusted by varying the amounts of the currents, IUP and IDN, which are digitally 
programmable by 10 bits, b<9:0>. In addition, to be capable of accommodating both large 






Fig. 4.9. (a) Schematic of the DCC circuits. (b) Simulated performance of DCC with 15-




current sources, is designed to be also digitally adjustable with an on-chip DAC. 
Simulation results of the DCC at 15 GHz are shown in Fig. 4.9(b). With the simultaneous 
programmability of the values of IUP, IDN, and VBIAS, the DCC is able to correct the input 
clock signal with duty-cycle of 25%–75% such that the duty-cycle of the output clock 
signal is very close to 50% with errors not greater than 0.1%. Provided that the duty-cycle 
of the input clock source to the receiver chip is 50%, Monte Carlo simulations show that 
the resultant duty-cycle at the outputs of the on-chip clock path varies from 48.46% to 
52.48%. Accordingly, the presented DCC well covers the range due to process variations, 
and also has the competence to accommodate an input clock source whose duty-cycle 
deviates from 50%. In this work, an on-chip adaptive closed loop for setting the DCC is 
not implemented, but the setting is swept with the aim of optimizing the measured BER 
instead. 
4.3    Slicer Design 
4.3.1    Slicer Overview 
Voltage comparators, also known as slicers, or sense amplifiers in some contexts, have 
served widely in mixed-signal circuits and systems, including ADCs, adaptive 
configuration loops, memory access circuitry, and data receivers. A variety of slicer 
topologies with their practical utility have been demonstrated. In [48], CML slicers 
appeared in the implementation of a 6-bit ADC, and later the CML slicer topology has been 
frequently employed in data receivers [46], [47], [49], [50]. A CMOS latch-type 
comparator, known as the StrongArm and originally studied in memory circuits [51], 
became popular due to its often negligible static power consumption and the competence 
to generate rail-to-rail output swings. The StrongArm has found broad application in both 
low-power architectures and high-speed receivers, and its mechanism appears to incite 
inventions or variants of CMOS latch-type slicers. A 2-stage topology called double-tail 
latch-type voltage sense amplifier is presented in [36], which enhances the capability of 
operating at lower supply voltages and input common-mode voltage levels, by having 




The slicers used in [52] and [53] are both essentially variants of the double-tail latch-
type slicer [36], with an augmented function to incorporate 1-tap DFE summation. Another 
2-stage slicer is reported in [35], where it is mentioned that increasing the common mode 
for the same clock-to-Q delay is enabled. Compared with the StrongArm, the 
aforementioned latch-type slicers ([35], [36], [52], [53]) attempt to conform the delay 
performance among an extended range of supply voltage or input common-mode levels, 
without much emphasis on considerably reducing the achievable delay. As illustrated in 
Fig. 4.2, the clock-to-Q delay performance of the slicers plays a critical role in closing the 
DFE loops. The next subsection describes the features of the particularly prevalent two 
slicer circuits, that is, the StrongArm and the CML slicer, and discusses the potential 
improvements. 
4.3.2    Prevalent Slicer Topologies 
The schematic of the StrongArm is shown in Fig. 4.10(a). It is designed in a dynamic 
CMOS latch fashion and its typical operation is illustrated in Fig. 4.11. When the clock 
(CK) is logic low, the outputs are both being charged to the supply value such that the 
differential output is reset to approximately zero. When the clock becomes logic high, the 
StrongArm samples the differential input and then the differential output is regenerated 
toward rail-to-rail with the help of the positive feedback offered by the cross-coupled pairs. 
A few observations can be made after closely examining the simulated waveforms. First, 
attributing to the reset mechanism, there is always certain time that needs to be spent for 
the differential output signal to grow from approximately zero. Second, since the time 
allocated for regeneration is limited by the data rate, the regeneration started with a higher 
level is very beneficial in that at the end of the regeneration phase, the differential output 
swing can be considerably larger and the delay to achieve digital level is also significantly 
less. In other words, for high data-rate operations, the time required for the output signals 
of the StrongArm to grow from approximately zero to the level that can be identified as 
digital outputs may not be sufficient. The above observations motivate the idea to design a 
slicer which instead of resetting tracks the polarity of the differential input signal such that 




shown in Fig. 4.10(b), known as the CML slicer, leverages the idea of tracking the inputs. 
However, as the output swing magnitude of the CML slicer cannot exceed the product of 
the tail current and the load resistance, (ITAIL × RL), a number of drawbacks are associated 
with the CML slicer when implementing a PAM4-DFE with it. For one thing, since the 
 
 





Fig. 4.11. Simulated waveforms showing the typical operations including the reset, 




output swing is not rail-to-rail, the CML slicer may not be directly compatible to the 
relatively energy-efficient CMOS gates for delaying or buffering the resolved data, and a 
potential solution by inserting CML-to-CMOS amplifiers would increase the total delay. 
For another thing, the smaller output swing offers less strength to steer the DFE currents, 
and therefore, the sizes of the differential pairs of the DFE current branches cannot be 
minimized, which equivalently adds restrictions in minimizing the load capacitance at the 
summer outputs. Furthermore, referring to Fig. 4.10(b), because M1 and M2 are directly 
connected to M3 and M4, when the CML slicer is designed for larger output swing with 
large tail current, it leads to relatively high power consumption, and at the same time 
presents large input and output capacitances. 
4.3.3    CMOS Track-and-Regenerate Slicer 
In view of the above, a CMOS track-and-regenerate slicer is proposed and designed, aiming 
to improve the clock-to-Q delay as well as the output swing. When the DFE is implemented 
with the proposed slicer, digital-level outputs are directly available and the settling time 
specification of the summer is relaxed in consequence of the reduced slicer delay, enabling 
an energy-efficient DFE design that operates at high data rates. The overall circuit 
schematic of the proposed CMOS track-and-regenerate slicer is shown in Fig. 4.12(a). The 
proposed slicer tracks the differential input instead of being reset, and it regenerates the 
differential output to rail-to-rail levels. Designed in CMOS dynamic latch fashion, the 
proposed slicer is suitable for technology scaling and can be viewed as having three-stage 
configuration. The first stage, consisting of M1−M10, works as a dynamic differential 
amplifier. M11−M14 form the second stage, which serves as a buffer to provide some 
isolation between the first and the third stage. The third stage, M15−M22, is essentially 
dynamically controlled cross-coupled pairs that are responsible for regenerating the signal 
with positive feedback. Fig. 4.12(b) and (c), respectively, illustrates the operation of the 
proposed slicer during the two complementary clock phases. When CK is logic low and 
CKB is logic high, as in Fig. 4.12(b), M1−M8 and M11−M14 perform the tracking function 
with M9, M10, M17, and M18 turned off, and they overwrite the latch outputs (OUTP and 




the cross-coupled pairs (M19−M22) recovering from being completely off while allowing 
the outputs to be easily overwritten. In the other half of clock cycle, that is, when CK is 
 
 
Fig. 4.12. Proposed CMOS track-and-regenerate slicer. (a) Overall circuit schematic. (b) 




logic high and CKB is logic low, as in Fig. 4.12(c), the tracking function is stopped with 
the outputs of the first stage being cleared and the second stage disabled. The outputs of 
the first stage are cleared by M9 and M10 which discharge the output node voltages toward 
zero, and hence eventually turn off M11 and M12. With M11 and M12 turned off by M9 
and M10, respectively, M13 and M14 turned off with the rise of CK, the second stage is 
quickly disabled, isolating the continuously changing inputs from the latch outputs which 
shall be regenerated toward rail-to-rail levels with respect to the polarity that has been 
tracked. At the same time, the cross-coupled pairs conduct significantly more currents by 
turning on M17 and M18, empowering strong positive feedback for the regeneration. It is 
noteworthy that clearing the outputs of the first stage with M9 and M10 during the 
regenerate-mode also helps with tracking the inputs for the next tracking phase, thanks to 
the fact that the first stage itself does not memorize the results from the previous tracking 
phase. In this work, the threshold level of the slicer is determined by the gate voltages THP 
and THN, and each slicer has its own individually adjustable threshold generator. The 
threshold levels are programmable from an external field-programmable gate array (FPGA) 
and set by on-chip voltage DACs that are described in Section 4.2.2. The slicer offset can 
be compensated by setting THP and THN correspondingly for a given threshold. 
4.3.4    Simulation Results 
For the purpose of demonstrating the features of the proposed CMOS track-and-regenerate 
slicer and comparing the proposed slicer with the StrongArm which is also compact in size 
and suitable for technology scaling, extensive simulations have been carried out and the 
results are presented as follows. Fig. 4.13 illustrates the large-signal behavior and clock-
to-Q delay performance of the proposed CMOS “track-and-regenerate” slicer along with 
the “reset-and-regenerate” StrongArm slicer. The input signals to the slicers are shown in 
Fig. 4.13(a), representing a worst-case pattern when a weak negative symbol, that is, (MSB, 
LSB) = (−1, +1), is between a long sequence of strong positive symbols, i.e., (MSB, LSB) 
= (+1, +1). Using this input pattern, the worst-case delay performance for PAM4 signaling 
can be evaluated and the memory effect in the proposed slicer with non-resetting 




slicer, the proposed slicer offers rail-to-rail output swings and thus direct availability of  
 
 
Fig. 4.13. Simulations and comparisons of the large-signal performance between the 
reset-and-regenerate StrongArm and the proposed CMOS track-and-regenerate slicer. (a) 
Input signals to the slicers. (b) Optimal clock signals and the resulting output waveforms 
of the slicers with 900-mV supply. (c) Optimal clock signals and the resulting output 
waveforms of the slicers with 850-mV supply. (d) Faster reaction to strong symbols with 




digital-level outputs. Meanwhile, in comparison with the StrongArm slicer, instead of 
resetting the latch, the proposed slicer tracks the input signals like how the CML slicer 
does, helping to reduce the required regeneration time. As a result, the proposed slicer 
improves the clock-to-Q delay as well as the output swing over the StrongArm. With the 
sizes of the input transistors and the output cross-coupled pairs designed to be identical, 
the worst-case clock-to-Q delay (with respect to the switching points defined as ±450 mV) 
is simulated to be 30.96 ps for the StrongArm, whereas the delay reduces to 15.34 ps for 
the proposed slicer. As already been shown in [59], when not operating with low supply 
voltages or low input common-mode levels, the delay performance of the double-tail slicer 
[36] is similar to that of the StrongArm. This is also observed when a double-tail is tested 
with the same data pattern shown in Fig. 4.13(a). The double-tail slicer is designed to have 
the same input stage and output cross-coupled pairs as the StrongArm, achieving 31.2 ps 
with the input common-mode level set to 750 mV, and 29.58 ps with the input common-
mode level reduced to 600 mV, for the worst-case clock-to-Q delay. Fig. 4.13(c) 
furthermore shows the immunity to the change in the power supply. A voltage drop of 50 
mV from a 900-mV supply hinders the StrongArm from resolving the weak negative 
symbol to digital level with its output swing less than 450 mV, while the output swing of 
the proposed slicer is still approximately rail-to-rail and the penalty on resolving the weak 
symbol is 2.36 ps of increase in delay. Fig. 4.13(d) emphasizes another desirable feature 
offered by the proposed slicer; namely, the fast reaction to strong symbols. Since the strong 
symbols tend to cause relatively strong ISI for the next symbols, it is beneficial to have fast 
reaction and thus fast decision on them. The fast reaction makes sure the DFE summation 
is completely settled so as to minimize the negative impact of the residual ISI caused by 
the strong symbols.  
In addition to the improved clock-to-Q delay performance, the proposed slicer also holds 
superior output swing and input sensitivity to the StrongArm, as can be seen below. Fig. 
4.14(a) shows the input pattern under tests, which is similar to Fig. 4.13(a), but with the 
magnitude of ∆V swept from 10 to 100 mV instead. The results in the right of Fig. 4.14(a) 







Fig. 4.14. (a) Slicer input signals, and the simulated slicer output swings with distinct 
input swings at 30 GBaud/s. (b) Slicer input signals, and the simulated slicer input 




recovering the input signal to a stronger output. Next, to investigate the slicer’s capability 
of resolving a relatively weak input to a level that can be identified and further easily 
processed as a digital signal, the input sensitivity is defined as the minimum required 
differential input swing, ∆V*, such that the output swing of the slicer is larger than the 
digital level of 650 mV. The input pattern is depicted in the left of Fig. 4.14(b), where the 
baud rates are swept from 10 to 40 GBaud/s, and the value of ∆V* at each baud rate is 
searched to fulfill the target output swing. In the right of Fig. 4.14(b), the simulated 
sensitivity performance at different baud rates is plotted. The proposed CMOS track-and-
regenerate slicer achieves better input sensitivity than the StrongArm, especially for the 
higher data rates shown in Fig. 4.14(b). To investigate the effects of input common-mode 
level and supply voltage variations, simulations used for Fig. 4.13 are further extended 
with distinct settings. The results are shown in Fig. 4.15, where the output swings and delay 
performance for strong symbols and weak symbols are individually characterized. It would 
be worthwhile to reiterate that the input differential pairs and the output cross-coupled pairs 
in both slicers are designed to be identical for fair comparisons, and therefore the two 
slicers present similar area and loading to the summer circuitries.  
Techniques to simulate and examine the noise performance of periodically clocked slicers 
have been well studied in [54], by identifying the periodically clocked slicers as linear 
periodically time-varying (LPTV) systems. As shown in [54], the procedures to obtain the 
dominant signal-to-noise ratio (SNR) involve both periodic steady-state (PSS) and periodic 
noise (PNOISE) simulations in time domain, which find out the large-signal response of 
the slicer, and the noise power at any specified observation point, respectively. After 
running the PSS and PNOISE simulations with respect to the differential output of the 
slicer under test, the output SNR in voltage can be derived from dividing the large-signal 
response by the root-mean-squared (rms) noise voltage at each observation time step. Fig. 
4.16(a)–(c) respectively show the simulated differential output signal, differential rms 
noise voltage, and the resultant differential output SNR, of the proposed slicer. Since it is 
the SNR before rapid regeneration that dominates the probability of decision errors [54], 




simulated differential output SNR before rapid regeneration is 31 dB (i.e., 35.5 V/V). 
Therefore, the differential input-referred noise is derived to be 1.69 mVrms, given the 
differential input signal of 60 mV. The overall noise is investigated by referring the noise 
from other stages to the input of the slicer. The two-stage CTLE contributes 0.80 mVrms, 
and the summer contributes 0.58 mVrms, resulting in overall noise of 1.96 mVrms at the 
slicer input.  
In summary, the proposed CMOS track-and-regenerate slicer offers benefits of less delay 
and higher gain, thanks to its non-resetting mechanism when the allocated regeneration 
time becomes stringent. With the multistage architecture and the need for continuously 
conducting currents when performing the tracking function, the proposed slicer consumes 
more power. The noise, power, and offset comparisons of the slicers having identical input 
 
 
Fig. 4.15. Simulated output swing and clock-to-Q delay performance of the StrongArm 
(SA) and the proposed track-and-regenerate slicer (T/R) for typical strong symbols and 
weak symbols. (a) Output swing versus input common-mode level, VDD = 0.9 V. (b) 
Output swing versus supply voltage, VCM = 0.75 V. (c) Clock-to-Q delay versus input 





and output capacitances are summarized in Table 4.1. 
 
 
Fig. 4.16. Simulated results from the PSS and PNOISE simulations at 30-GBaud/s 
operation; the clock frequency is 15 GHz. (a) Clock signal and the proposed slicer’s 
differential output signal from PSS simulation. (b) Simulated differential output 
integrated noise of the proposed slicer from PNOISE simulations in time domain. (c) 





Table 4.1.  Slicer comparisons (the proposed CMOS track-and-regenerate slicer vs. the 




4.4    DFE Loops 
In this section, the most stringent timing constraint for completing the DFE loops with the 
proposed slicer is examined. Referring back to the timing constraint diagram shown in Fig. 
4.2, it can be inferred that for direct DFE loops, the tightest timing constraint lies in the 
loop of first tap, where  
TCKQ + Tdh1 + Tsettle + Tsetup < 1 UI                                      (4.1) 
and 1 UI is 33.33 ps for 60-Gb/s PAM4 signaling, or 30-GBaud/s operation. With the 
StrongArm slicer presented in Section 4.3, aside from the undesirable smaller swing, it is 
nearly impossible to close the loop for the first tap of DFE at 30 GBaud/s, since its worst-
case clock-to-Q delay (TCKQ) is 30.96 ps, leaving very little time for other parts to settle. 
By contrast, with the improved TCKQ, the delay of the proposed slicer is not significant for 
strong symbols and is not more than 0.5 UI in the worst case shown in Fig. 4.13(b), 
allowing favorably more time for other operations to be finished. For Tdh1 and Tsettle, as 
mentioned previously, since the operations take place concurrently, it is more appropriate 
to view them as the additional delay with respect to TCKQ during which the DFE tap currents 
and the summer have already started to settle toward their steady states. The setup time 
(Tsetup) is commonly used for digital gates or digital circuits to characterize the required 
time of arrival of digital inputs prior to the change of the state, for example, triggered by 
the rising/falling edge of the clock. In the context of analog-based DFE design, the idea of 
Tsetup can be useful, whereas it is not directly associated with digital inputs anymore, but 
linked to the sampling aperture of the slicer. Specifically, the width of the sampling 
aperture of a slicer is characterized through an equivalent setup time. For instance, a wider 
sampling aperture suggests that the signal to have greater impact at the end of sampling 
phase needs to arrive earlier, and equivalently implies a larger value of Tsetup. As the 
impulse response is used for describing a linear time invariant (LTI) system, the impulse 
sensitivity function (ISF) reveals the time-dependent sensitivity of the output at a certain 
observation time, to the impulse input with a specific arrival time. The ISF of a slicer can 




corresponds with the shape of ISF. More fundamentals and details of ISF and LPTV 
systems can be found in [49], [54], and [55]. The approach to simulating the ISF of a 
clocked slicer has been developed and presented in [55]. First, a step function and a fixed 
offset are applied as inputs, where the height of the step function, that is, step-height, is 
self-adjusted by a feedback loop. The step sensitivity function (SSF) is obtained by 
searching the step-height that makes the slicer metastable at each time step. And then, the 
ISF is derived from taking the derivative of SSF.  
Fig. 4.17(a) shows the simulated SSF of the proposed track-and-regenerate slicer, and its 
normalized ISF is shown in Fig. 4.17(b), both at 30-GBaud/s operation. The sampling 
aperture can be defined as the time frame between TLEFT and TRIGHT, during which the 
integration of the area under the ISF from TLEFT to TRIGHT is 80% of the total area under 
ISF. The width of sampling aperture, that is, (TRIGHT − TLEFT), indicates the sampling 
bandwidth [55], and furthermore the values of TLEFT and TRIGHT specify an effective timing 
window for applying inputs so as to have their responses at the output influential. For the 
purpose of studying the DFE timing constraint, we conveniently set TRIGHT to be 0, that is, 
aligned with the rising/falling edge of the clock signals, and define the analog-fashion Tsetup 
as 90% of the sampling aperture width. Namely 
Tsetup = 0.9 × (TRIGHT − TLEFT).                                         (4.2) 
As labeled in Fig. 4.17(b), TRIGHT is 0 and TLEFT is about −11 ps from simulations, resulting 
in the Tsetup of 9.9 ps for the proposed slicer. With the simulated values of Tsetup and TCKQ 
along with the usage of (4.1), the desirable requirement of additional delays from Tdh1 and 
Tsettle can be calculated. For example, from the simulation shown in Fig. 4.13(b), the worst 
TCKQ is 15.34 ps, and thus (Tdh1 + Tsettle) < (33.33 − 15.34 − 9.9) = 8.09 ps guarantees the 
effectiveness of the first-tap DFE loop. However, it is noteworthy to point out that in the 
case of employing the track-and-regenerate slicers, even if the (Tdh1 + Tsettle) does not 
completely satisfy the calculated specification from (4.1), the first-tap DFE loop can still 
be closed as long as the feedback signal is within the sampling aperture, which effectively 




accuracy of DFE summation, the factor of 0.9 appearing in (4.2) can be revised. The timing 
diagram for the first-tap DFE in a half-rate design is shown in Fig. 4.18, along with the 
simulated numbers for timing constraints, where the values of (Tdh1 + Tsettle) are measured 
as the additional delay relative to the TCKQ. To prove that the direct DFE loops can be 
closed with the proposed slicers and thus successfully expand the eye-opening, simulations 
with only the equalization offered by the direct 2-tap DFE loops have been carried out, 
excluding the benefits from CTLE. The differential pulse responses at the input and the 
output of the summer are shown in Fig. 4.19(a) and (b), respectively. These pulse responses 
 
 
Fig. 4.17. (a) Simulated SSF of the proposed track-and-regenerate slicer at 30 GBaud/s. 




correspond to channel loss of ~6 dB at 15 GHz. When simulating the pulse responses and 
the DFE loops, in addition to the loading presented by the slicers, an additional capacitive 
load of 20 fF is added to each of the summer outputs for representing the input capacitance 
of clock and data recovery (CDR) circuits. Fig. 4.20(a)–(d) shows the simulated eye 
diagrams at 60-Gb/s PAM4 with distinct DFE settings. The input MSB and LSB patterns 
used in the simulations are both pseudorandom binary sequence-7 (PRBS-7), with the LSB 
pattern delayed by 5 bits relative to the MSB. The simulation results of the DFE match 
with those of the pulse responses. The first-tap DFE plays a critical role in opening the 
 
 
Fig. 4.18. Timing diagram for the first tap DFE in a half-rate design, and the simulated 




eyes, and the simultaneous inclusion of the second-tap DFE further expands the eye-
opening. 
4.5    Experimental Results 
The PAM4 receiver chip was fabricated in 28-nm CMOS technology, and Fig. 4.21 shows 
the experiment setup. The receiver chip is wire-bonded to a printed circuit board (PCB). A 
high-speed pattern and clock generator transmits the PAM4 data and the half-rate 
differential clock signals to the chip via cables and PCB traces. The channel loss for the 
transmitted PAM4 data mainly consists of the loss of cables (48-in long) and PCB trace 
(~0.8 inch, FR4), which is measured to be 8.2 dB at 15 GHz excluding the bond wire. The 
associated 30-GBaud/s pulse response derived from S21 measurement, and the measured 
60-Gb/s PAM4 eyes at the input of the receiver chip are shown in Fig. 4.22(a) and (b), 
 
 
Fig. 4.19. Pulse responses with considerable post-cursor ISI. (a) Simulated normalized 
pulse response at the input of the summer. (b) Simulated normalized pulse response at the 





respectively. An oscilloscope is set up to measure the aforementioned input data eyes and 
for monitoring the recovered output data signals which are driven by on-chip CML drivers. 
In addition to the on-chip BERC, an external commercial BER tester is connected to 
measure the BER and verify the function of the on-chip BERC. To verify the effectiveness 
of the direct DFE loops implemented with the proposed slicer, PRBS-7, 9, 31 patterns have 
been fully tested and the bathtub curves with DFE loops disabled and enabled are measured 
at 60 Gb/s. As shown in Fig. 4.23(a), with DFE loops disabled, the measured BER is not 
better than 1E−6, while with DFE loops enabled, the measured bathtub curve shows 0.15-
UI horizontal opening for BER = 1E−12, when tested with PRBS-31 pattern. The eye 
contour map at 60 Gb/s, which is captured by the on-chip 2-D eye-monitoring circuits and 
shown in Fig. 4.23(b), confirms the open eyes after equalization. The 2-tap DFE 
coefficients are estimated to be (−0.212, −0.0311), according to that the IDFE1 and IDFE2, 
 
 
Fig. 4.20. Simulated differential output of the summer with distinct DFE settings. (a) 
First-tap DFE and second-tap DFE are both disabled. (b) First-tap DFE is disabled, while 
the second-tap DFE is enabled. (c) First-tap DFE is enabled, while the second-tap DFE 




previously defined in Fig. 4.6(a), are set to 205 and 30 μA, respectively.  
The chip micrograph is shown in Fig. 4.24(a), with its key building blocks highlighted, 
including the CTLEs, the half-rate CML summers (Sum), the proposed slicers along with 
2-tap DFE logics, the 1-to-32 data demultiplexer (DMUX), the synthesized BERC, the 
DCC circuits, CKBUFs, the digitally controlled DL, and the on-chip voltage DAC (VDAC)  
 
 





Fig. 4.22. (a) Measured 30-GBaud/s pulse response at the input of the receiver chip. (b) 







Fig. 4.23. (a) Measured bathtub curves at 60-Gb/s PAM4, with DFE loops 






Fig. 4.24. (a) Chip micrograph with key building blocks highlighted. (b) Measured 







banks. The total chip area measures 900 μm × 745 μm, or 0.67 mm squared. The power 
consumption of the receiver data-path circuitries together with its breakdown is shown in 
Fig. 4.24(b). At 60 Gb/s, the two stages of CTLE consume 13 mW, the two half-rate 
summers consume 13.4 mW, the slicers and latches consume 12.6 mW, and the CKBUF 
and data buffers consume 27 mW. In total, 66 mW is consumed by the receiver data-path, 
and 1.1-pJ/bit power efficiency is achieved at 60 Gb/s. 
4.6    Summary 
A CMOS track-and-regenerate slicer is proposed and designed with the aims to improve 
the power efficiency, output swing, technological scalability over the conventional CML 
slicer, and to improve the clock-to-Q delay and output swing over the conventional 
StrongArm slicer as well. A PAM4 receiver, employing the proposed CMOS track-and-
regenerate slicer, benefits from the relaxed settling time constraint thanks to the reduced 
slicer delay, and from the direct availability of rail-to-rail digital signals offered by the 
proposed slicer. The prototype fabricated in 28-nm CMOS technology achieves power 
efficiency of 1.1 pJ/bit at 60 Gb/s over a channel with 8.2-dB loss at Nyquist, demonstrating 
an energy-efficient PAM4-DFE design. The performance and comparisons with the state 
of the art are summarized in Table 4.2. 
 
 




C h a p t e r  5  
ENERGY-EFFICIENT NEURAL-NETWORK-ENHANCED FFE FOR 
PAM4 ADC-BASED OPTICAL INTERCONNECTS 
5.1    Overview 
Optical interconnects promise great potential to support the rapidly growing data traffic in 
data centers, thanks to the relatively low data-rate-dependent losses of the fibers. In 
addition, it is feasible to increase the data rate by utilizing higher-order modulation formats, 
attributed to the augmented spectral efficiency. Four-level pulse amplitude modulation 
(PAM4) has become a particularly appealing option since its Nyquist frequency is only 
half of that of non-return-to-zero (NRZ) modulation. However, because of dividing the 
peak transmitted signal swings into multiple levels, the corresponding PAM4 receivers 
need to manage input data with a more stringent signal-to-noise ratio (SNR). Moreover, 
the presence of nonlinearities arising from optical modulators can cause mismatched level 
separations, which can effectively worsen the SNR and result in significant negative impact 
on the symbol-error-rate (SER) performance. In other words, nonlinearity equalization 
plays a critical role in realizing the benefits offered by the optical interconnects adopting 
higher-order modulation formats. Compared to analog equalizers, digital signal processing 
(DSP)-based equalizers hold superior immunity against process, voltage, and temperature 
(PVT) variations. Furthermore, considering on-chip implementations, the CMOS 
technology scaling favors digital circuits, and a DSP-based digital equalizer is considered 
as a versatile solution applicable to various CMOS processes through computer-aided 
syntheses. In light of these, this chapter aims to demonstrate the effectiveness of digital 
nonlinear equalizers, while presenting the efforts to reduce the hardware complexity and 
thus improve the area and energy efficiency of the nonlinear equalizers. 
Volterra series empowers the characterization of a nonlinear system [61]. The detailed 
mathematical expressions for Volterra series will be given in the next section, while the 




sample, y[n], can be (approximately) described with linear and nonlinear functions of input 
samples lying withing certain time-spans. This time-span is commonly referred to as 
memory length (LM). In the example shown in Fig. 5.1, the memory lengths of the linear 
and nonlinear functions are denoted by LM,LIN, and LM,NL, which are equal to (a+d+1) and 
(b+c+1), respectively. In general, a, b, c, and d assume nonnegative integers, and they do 
not necessarily match their relative positions drawn in Fig. 5.1 as an example. Based on 
the idea of Volterra series, Volterra equalizers have been prevalently employed to equalize 
the undesirable nonlinearity [61−64]. Nonetheless, since the operation relies on 
multiplicatively generating high-order terms along with further multiplications by their 
corresponding coefficients, the hardware and power overheads of Volterra equalizers are 
often of great concern, considering the increased number of required multipliers. Prior arts 
have therefore proposed techniques to simplify the implementation of a Volterra equalizer 
such that less multipliers are utilized. In [65], a pruning algorithm is applied to reduce the 
number of multipliers and the associated computational effort by dropping the terms with 
relatively insignificant coefficients. In [66, 67], architectural innovations are presented, in 
which piecewise linear (PWL) functions are leveraged in the nonlinearity compensation, 
making parts of the conventional Volterra equalizer as well as the corresponding 
multipliers dispensable. While these PWL equalizers can succeed in reducing the hardware 
complexity, their advantages diminish when a short memory length is of interest. In this 
work, we propose solutions for cases with short nonlinearity memory lengths and 
 
 
Fig. 5.1.  Description of an output sample (y[n]) with functions of input (x) samples lying 




demonstrate their practical applications in micro-ring modulator (MRM)-based optical 
interconnects. We first identify that a PWL equalizer can be viewed as a shallow nonlinear 
neural network, and hence open-source machine learning libraries are engaged to facilitate 
the design and adaptation of the (neural-network-alike) PWL equalizers. Afterward, we 
propose a series of custom neural-network-enhanced feedforward equalizer (NN-FFE) as 
area/energy-efficient alternatives to the Volterra equalizers with short memory lengths. The 
effectiveness and power overheads of the NN-FFEs in equalizing the nonlinearities 
originating from MRMs are examined together with their Volterra equalizer counterparts 
in different scenarios. Despite that MRM-based interconnects form the focus of the case 
studies, the design framework described in this chapter extends to different types of optical 
modulators, and the noise analysis techniques applied in this work lend themselves to 
exploring other architectures of nonlinear equalizers. 
This paper is organized as follows. Section 5.2 describes the overview of MRM-based 
PAM4 interconnects and the quantitative characterization of the MRMs. Section 5.3 first 
explains the principle of nonlinear equalization employing PWL functions, and then a 
custom learnable PWL activation function is proposed. Detailed noise analysis and 
numerical comparisons to the Volterra counterpart are also included. Section 5.4 presents 
the complete custom neural-network-enhanced FFE (NN-FFE) and the extended 
techniques used in noise analysis and simulations. Section 5.5 compares the hardware 
complexity along with the effectiveness of different nonlinear equalizers, by carrying out 
SER simulations with a variety of MRM and equalizer designs substituted in the system. 
In Section 5.6, the overall design framework is presented and the power comparisons of 
the equalizers using standard-cell libraries of a commercial 28-nm CMOS technology, are 
reported. Finally, summary is drawn in Section 5.7. 
5.2    MRM-Based PAM4 Interconnects 
MRM has been considered as a promising component to realize improvements in both 
power efficiency and aggregate channel capacity [68−73]. The relatively compact device 




allows achieving high extinction ratio with a low voltage drive [70]. These benefits 
enable lower power consumption of the driver circuitry and high-speed operations at the 
same time. Additionally, the wavelength selectivity of an MRM suggests outstanding 
compatibility to a wavelength-division multiplexing (WDM) system [68, 72]. In light of 
these advantages, MRM-based PAM4 optical interconnects are investigated in this work. 
The system overview is depicted in Fig. 5.2, in which the MRM in use is driven by a linear 
PAM4 driver and the resulting nonlinear distortion is then equalized by a PVT-tolerant 
DSP core. While nonlinearity mitigation schemes at the transmitter side have been 
proposed in prior arts [6, 74], these techniques rely on combining the outputs of a large 
number of segments in analog fashion. In [6], the electrical driver is segmented into 30 
slices, essentially functioning as an electrical digital-to-analog converter (DAC). In [74], 
an optical DAC is realized by dividing an MRM device into 16 segments. A highly 
segmented electrical DAC would encounter challenges in maintaining the bandwidth, 
attributed to the increased number of electrical connections. On the other hand, a highly 
segmented optical DAC would cost increased overheads in the area and pin counts. 
Furthermore, mismatches among the electrical/optical DAC segments, introduced by PVT 
variations, can deteriorate the linearity and thus the performance of the DACs. Moreover, 
in order to calibrate and/or adaptively optimize the setting of the transmitter-side DAC, it 
would require a back-channel from the receiver or an extra signal path invested in the 
transmitter for monitoring the status of applied pre-distortion/pre-emphasis. Enabled by the 
receiver-side digital equalization, the robustness of equalization is improved, and the 
complexity of the transmitter is significantly reduced. In Fig. 5.2, each module is described 
in MATLAB with scripts or Simulink models, including a compact model for MRMs 
composed of PN-junction-based optical phase shifters reported in [75]. This MRM model 
takes the device characteristics (e.g., junction geometries, doping levels, intrinsic effective 
refractive index and absorption coefficient) along with the applied voltage as input 
parameters to quantify the varied effective refractive index and absorption coefficient. 
Accordingly, the static and dynamic mechanisms of an MRM can be modeled for given 




predictions compared with the measured data from various silicon photonic platforms [75], 
but also facilitates the studies on the characteristics and applications of distinct MRMs 
constructed with various design parameters. In particular, the MRM nonlinearities and 
inter-symbol interference (ISI) are examined, as described in the next two subsections. 
5.2.1    MRM Nonlinear Distortion and Bandwidth 
The modulation of an optical MRM’s output power originates from the changes in the 
refractive index and the absorption coefficient, introduced by electrical drivers varying the 
carrier densities within the waveguides. As described in [75, 76], this electro-optic 
modulation is generally nonlinear, and hence without any pre-distortion, the resulting 
MRM outputs are expected to bear mismatched levels. On the other hand, the speed of the 
modulation is also crucial to an MRM design, since pertinent trade-offs are involved and 
linked through the quality factor (Q) of an MRM. With a larger value of Q, an MRM offers 
greater optical modulation amplitude (OMA) at low modulation frequencies for a given 
driver voltage swing, whereas a high-Q MRM implies long photon lifetime, leading to low 
optical bandwidth. These key properties are well captured by large-signal transient 
simulations with the MRM model in [75]. As examples, Fig. 5.3(a) and Fig. 5.3(b) show 
the PAM4 eye diagrams of two different MRM designs of Q = 7820, and Q = 15640, 
respectively, where they are driven by an identical electrical driver with 2-V peak-to-peak 
swing and 50-GHz −3-dB bandwidth. This PAM4 driver assumes a simple linear 
architecture, in which no pre-distortion is applied, and the ratio of the most significant bit 
(MSB) to the least significant bit (LSB) is 2:1. Following the approach in [75], the laser 
wavelength or the MRM resonance wavelength is adjusted; the doping levels and the 
 
 




coupling coefficients are optimized such that the largest outer OMA is achieved for a 
specified value of Q. With fixed normalized input laser power, Fig. 5.3 confirms that 
increasing the Q of an MRM does enlarge the outer OMA at the price of bandwidth 
degradation. The corresponding constellation plots are shown next to the eye-diagrams, 
where the data points are obtained from the optimal discrete-time sampling that maximizes 
the vertical eye-openings and thus the signal margins. These constellation points display 
mismatched levels and the presence of ISI; that is to say, the information of nonlinearity 
and speed limitations are contained in the constellations. Aiming to extract and further 
quantify the underlying nonlinear distortion together with the ISI due to limited bandwidth, 
Volterra series fitting serves as a simple yet effective tool. 
5.2.2    Volterra Series Fitting 
A conventional discrete-time p-th order Volterra series can be expressed as [77]: 
                x(n) = h1(k1) D(n - k1)
m1-1
k1= 0
 + h2(k1, k2) D(n - kj)
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Fig. 5.3.  (a) PAM4 eye-diagram and signal constellations simulated with MRM of Q = 
7820 at 50 Gb/s. (b) PAM4 eye-diagram and signal constellations simulated with MRM 




where x(n) and D(n) can be interpreted as the n-th sample of an output signal and the n-th 
sample of an input signal, respectively; mp is the memory length of the p-th order terms, and 
hp is commonly referred to as the p-th order Volterra kernel, consisting of the coefficients of 
p-th order terms. By treating D(n) in (5.1) as the n-th PAM4 data symbol; x(n) in (5.1) as the 
n-th sample at a channel output and allowing negative starting indices, the resulting fitted 
Volterra kernels reveal the channel characteristics. Specifically, the ISI and the bandwidth 
limitation can be examined by looking at the dependence of x(n) on the data symbols other 
than D(n); for example, a low-pass-filtered channel tends to cause higher causality with the 
previously transmitted symbols. Besides, nonzero high-order Volterra kernels point to the 
presence of nonlinearities, and the magnitudes of these coefficients reflect the severity of the 
nonlinear distortion. To illustrate these ideas, we consider the cases where an MRM of Q = 
7820, which has a full-width-at-half-maximum (FWHM) bandwidth of 25 GHz, is used for 
50-Gb/s and 100-Gb/s PAM4 data transmission. For better modeling the realistic link 
configuration, the MRM outputs are further filtered by cascaded first-order low-pass filters 
representing the photodiode (PD) and the receiver analog front-end (AFE), where their −3-
dB bandwidths are set to 40 GHz, and 20 GHz, respectively. The resultant fitting coefficients 
using a third-order Volterra series are shown in Fig. 5.4, where only the ten most significant 
coefficients, excluding the main cursor, are shown for clarity and all coefficients are 
normalized with respect to the main-cursor value. For simplicity, D(n−k) is denoted by D-k. 
Volterra series fitting offers two important capabilities. First, it eases the subsequent 
equalizer training in that it allows the use of a relatively small number of coefficients to 
reconstruct the output samples, or the channel response in a broader sense. Second, it helps 
to determine the design objectives of a nonlinear equalizer by indicating the most salient 
nonlinear terms. As shown in Fig. 5.4, the primary task of a nonlinear equalizer for MRM-
based links is tackling the second-order products of the current data symbol (D0) and the 
previous data symbol (D-1), especially for the case that is not limited by the channel 
bandwidth, e.g., Fig. 5.4(a). In other words, compensation for the nonlinear D02, D-12, and 
(D0 D-1) terms should be the focus. In the next section, the principle and features of nonlinear 
compensation with a Volterra equalizer or an equalizer based on a PWL function are 




5.3    Principle and Noise Analysis 
5.3.1    Overview of Activation Functions 
The general architectures of a conventional linear FFE and a feedforward neuron (i.e., one-
layer neural network) are depicted in Fig. 5.5(a) and Fig. 5.5(b), respectively. A linear FFE 
can be viewed as a subset of feedforward neural networks, which has purely linear activation 
function and is therefore limited to performing linear operation. By contrast, with the 
inclusion of nonlinear activation functions such as the commonly used sigmoid function [78] 
and the hyperbolic tangent (tanh) function [79], more sophisticated tasks can be 
accomplished by a so-called neural network. In other words, the selection of the activation 
function in use is very critical to the neural network performance. However, activation 
functions like sigmoid and tanh considerably complicate the hardware implementations since 
they involve the computations or approximations of exponential functions. In the pursuit of 
better area/energy efficiency, PWL activation functions become appealing candidates to 
undertake nonlinear operations with reduced implementation complexity. For instance, the 
popular rectified linear unit (ReLU) [80] can be realized with simple logics and circuits. 
5.3.2    Custom Learnable PWL Activation Function 
To visualize that PWL functions are capable of performing nonlinear operations, Fig. 5.6 is 
presented. It shows how the superposition of shifted-ReLU (SReLU) functions can 
 
 
Fig. 5.4.  (a) Volterra series fitting example at 50 Gb/s. (b) Volterra series fitting example 




approximate high-order polynomial functions. The definition of a SReLU function is given 
below, where x denotes the input and k is referred to as the breakpoint. When k is set to 0, it 
corresponds to the well-known ReLU function. 
SReLU (x, k)
x  k    ,  if   x > k
0            ,   if   x ≤ k
                                             (5.2) 
A few observations can be drawn. First, the overall activation function formed by the 
superposition has the shape which resembles that of the target polynomial function. Second, 
 
 










the locations or values of the breakpoints have notable impact on the goodness of the 
approximation, and these breakpoints are not fixed in general. Third, it can be inferred that 
depending on the tolerance of discrepancy as well as the range of interest, more SReLU 
elements can be added to, or some of the existing SReLU elements can be removed from the 
superposition. The foregoing motivates the design of a custom activation function subject to 
two considerations. For one thing, the complexity of the overall activation function can be 
reduced as long as its input-output mapping characteristics are still satisfactory with respect 
to the application. More specifically, since PAM4 format is focused, it suggests that the most 
relevant mappings lie in the four constellations, relaxing the need of tight approximations 
spanning a wide range. For the other thing, in view of that the most prominent nonlinearities 
are associated with quadratic terms as shown in Section 5.2, the overall activation function 
should roughly act like a quadratic function. Accordingly, we design a custom low-
complexity activation function, full-wave rectified linear unit (FReLU), which follows the 
naming of a full-wave electrical rectifier circuitry that maps both positive and negative inputs 
to positive outputs. The mathematic definition of FReLU is given as: 
FReLU (x, p, q) = 
x p ,              x  >  p
0 ,              q  ≤ x  ≤  p
x + q ,            x  <  q
                                    (5.3) 
where x denotes the input to the FReLU, p and q are learnable parameters, and p is not 
smaller than q. To demonstrate the operation of a neural-network-alike PWL equalizer, the 
next two subsections are dedicated to illustrating the use of FReLU for PAM4 nonlinear 
equalization and comparing it with the case of using the quadratic function (i.e., a 
conventional second-order Volterra equalizer with memory length one). We start with the 
noise analysis and computation for these nonlinear functions. 
5.3.3    Level-Dependent Noise Analysis 
While a nonlinear equalizer makes efforts to improve the signal margin by compensating 
for the nonlinearities, one common side effect of nonlinear equalizers is the introduction 
of level-dependent noise [81]. Therefore, in order to accurately evaluate the performance 




dependent noise distributions need to be developed. In particular, the computations of 
statistical cumulative distribution function (CDF) and complementary cumulative 
distribution function (CCDF) of the level-dependent noise are of greatest interest, since 
they are determining indications of the SER performance. The fundamental of level-
dependent noise in a nonlinear equalizer is attributed to the interaction with the generated 
nonlinear (i.e., high-order) terms, which can be understood from (5.4) given below: 
Var [X 2] = Var [(XS + XN)2] = Var [XS2 + XN2 + 2XS XN]                         (5.4) 
where X denotes the sample value and its signal component and noise component are denoted 
by XS and XN, respectively. The rightmost term in (5.4), (2XS XN), explains that the output 
variance (i.e., noise power) is dependent on the signal level, when the sample values are 
processed through a quadratic (i.e., nonlinear) function. Furthermore, while XN in most cases 
assumes Gaussian distribution, the existence of (XN2) term in (5.4) makes the overall noise 
distribution deviate from a typical Gaussian distribution. The following expressions are thus 
presented in order to illustrate methods for addressing the nonlinearly filtered noise as in 
(5.4). 
YN = XN2 + 2XS XN                                                               (5.5) 
IS(x) =
1  ,      if x  S
0  ,      if x  S
                                                    (5.6) 
FY (y) = Pb { YN  ≤ y }                                                       (5.7) 
 FY (y) ≡ Pb { S }                                                                  (5.8) 
FY (y) = Pb { xL ≤ XN ≤ xR }                                                (5.9) 
FY (y) = FX (xR) – FX (xL)                                                 (5.10) 




FY (y) = IS(x) 
+∞
 -∞
fX(x) dx                                         (5.12) 
The total noise component in (5.4) is denoted by YN as expressed in (5.5), which is a 
nonlinear function of Gaussian random variable XN. The definition of an indicator function 
IS with respect to an event/subset S is given as (5.6). If the outcome of a random variable, 
denoted by x, belongs to S, then IS takes the value 1; otherwise, IS takes the value 0. More 
intuitively speaking, the indicator function IS indicates whether the event S happens or not. 
The probability of interest here is mathematically described in (5.7) and (5.8); that is, the 
CDF of the nonlinearly filtered noise, YN. This CDF of YN is denoted by FY; the 
corresponding event, (YN ≤ y), is represented by S, and Pb{ } stands for the probability of 
the event in the brackets. In this relatively simple case defined by (5.5) where it assumes 
XS (i.e., the signal level) is known and fixed, it can be solved that the event (YN ≤ y) is 
equivalent to the event (xL ≤ XN ≤ xR) by substituting (5.5) in (YN ≤ y) and solving (XN2 + 
2XS XN = y) with xL and xR respectively denoting the smaller and larger root. In other words, 
computing (5.7) is the same as computing (5.9), and accordingly the knowledge of a 
Gaussian random variable, whose CDF and probability density function (PDF) are well 
defined with its mean and variance, can be leveraged. By denoting the CDF of XN by FX, 
we derive and illustrate the analytical CDF computation of a nonlinearly filtered Gaussian 
random variable, FY, using the original Gaussian CDF, FX, as shown in (5.10).  On the 
other hand, from probability theory, the expectation (i.e., expected value) of an indicator is 
the probability of indicator’s associated event. As a result, we have (5.11) as another 
equivalence of (5.7), in which E[ ] gives the expected value of the random variable in the 
square brackets. The computation of (5.11) involves the integral of (IS fX), where fX denotes 
the PDF of XN, as shown in (5.12). This integral can be computed by analytically finding 
the range in which IS equals to 1, and then accordingly revising the upper limit and lower 
limit of the integral. It comes as no surprise that the upper limit and lower limit of the 
integral in this case are simply the aforementioned xR and xL, respectively, and hence this 
integral becomes identical to (5.9) and (5.10) as well. 




expression (5.12) can be numerically computed (e.g., using MATLAB) by integrating 
over a sufficiently large range without explicitly specifying the integral limits. As will be 
shown in the next subsection, the numerical integral results display strong agreement with 
the analytical solutions. This numerical-integral-based method is particularly valuable 
when the nonlinear characteristic appears to be much more complicated than (5.5). For 
example, when the overall noise arises from multiple correlated Gaussian random variables, 
it is not trivial to find the boundaries (i.e., all the integral limits) and derive the analytical 
CDF. By contrast, the CDF can be well approximated by carrying out numerical integrals 
with respect to a multivariate Gaussian PDF. The foregoing concepts also hold in the cases 
of PWL functions. By incorporating the PWL characteristics into the indicator function, 
the CDF of the noise filtered by a PWL function can also be computed using (5.12). In 
view of the convenience, this numerical-integral-based method is an efficient tool for 
computing CDFs and CCDFs, favorably assisting the design and evaluation of diverse 
nonlinear equalizers. 
5.3.4    Numerical Examples and Comparisons 
In this subsection, we demonstrate the utilization and features of the custom FReLU-based 
equalizer, compared with those of its Volterra equalizer counterpart. The main purpose is 
to offer useful insights with a numerically concise example. 
A simple nonlinear response is considered and modeled as: 
XK = DK + 0.2DK2 + nK                                            (5.13) 
where DK is the K-th PAM4 data symbol value, taking a value in the set {±1/3, ±1}; XK is 
the K-th received sample value, and nK is the noise component assuming Gaussian 
distribution in XK. Seeing that the nonlinearity in XK is dominated by the current data 
symbol, it suggests the employment of either a second-order Volterra equalizer with 
memory length (LM) 1, or the designed FReLU-based PWL equalizer, to compensate the 





YK = a1 XK + a2 XK2 + c                                                        (5.14) 
YK’ = a1’ XK + a2’ × FReLU (XK, p, q) + c’                                     (5.15) 
where the YK in (5.14) is the K-th output sample of the Volterra equalizer, and the YK’ in 
(5.15) is the K-th output sample equalized by FReLU. The equalizer coefficients, i.e., a1, 
a2, c, a1’, a2’, and c’ along with the FReLU parameters, i.e., p and q, are trained by an 
optimizer which minimizes the mean squared error (MSE) between YK/YK’ and the target 
data value DK. PyTorch, an open-source development tool for machine learning, is 
equipped with built-in optimizers and libraries for creating neural-network-alike learnable 
PWL functions. Accordingly, the process of finding the optimal coefficients and 
parameters that minimize MSE, or the so-called equalizer training, can be efficiently 
accomplished utilizing PyTorch. The results after the nonlinear equalization are 
summarized in Table 5.1, where the trained equalizer coefficients corresponding to (5.14) 
and (5.15) are given as a1 = 1.072, a2 = 0.1984, c = 0.0052, a1’ = 1.00, a2’ = 0.3636, p = 
0.3111, q = 0.7111, and c’ = 0.0222. In the Volterra case, the equalized signal levels bear 
larger errors compared to those equalized by FReLU, resulting in one larger eye-opening 
and two smaller eye-openings. These larger errors in the Volterra case originate from the 
XK2 = (DK + 0.2DK2)2 term, in which other nonlinear terms are produced and added to the 
Volterra equalizer output. Level-dependent noise can be observed by computing the root-
mean-squared (RMS) noise power of the nonlinearly equalized noisy samples at each 
signal level (L1, L2, L3, L4) as shown in Table 5.1, where a total of 1E8 samples, whose 
SNR is set to 5 in voltage and independent of signal level prior to equalization, were 
simulated. To further characterize the level-dependent noise, the CDF at each level is 
computed for both Volterra and FReLU equalizers, using different methods. The first 
method is applying cumulative histogram, which records the noise values from transient 
simulation data and accordingly classifies those into corresponding bins. From the 
cumulative histogram, the CDF can be computed. Alternatively, as discussed in Section 




to CDF computations. Fig. 5.7(a) and Fig. 5.7(b) show the CDF plots of the nonlinearly 
filtered noise at the four signal levels in the case of Volterra, and FReLU, respectively. For 
every signal level, the CDF plots of both Volterra and FReLU cases are similar to each 
other. However, for distinct signal levels, the CDF plots possess different shapes. For 
example, the CDF plots of L1 are steeper at the point CDF = 0.5, compared to those of L4. 
These observations well reflect the level-dependent RMS-noise values in Table 5.1. 
Moreover, Fig. 5.7(a) and Fig. 5.7(b) both display the strong agreement between the CDF 
from transient simulation data and the statistical CDF. To further illustrate the reliability 
 
 





Fig. 5.7.  Level-dependent noise CDFs associated with nonlinear equalization. (a) 2nd-





of statistical CDF methods, the discrepancies at lower probabilities, between the 
statistical CDF and the CDF from transient simulations of 1E8 samples, are plotted in Fig. 
5.8. Meanwhile, Fig. 5.9 confirms that by setting the relative error tolerance (Tol.) used in 
numerical integrals sufficiently small, the numerical-integral CDF and analytical CDF 
converge to an approximately identical statistical CDF, even for very low probabilities 
such as 1E−15. While the transient-simulation-based method captures the realistic 
operation of equalizers by directly examining the noise components in all equalized output 
samples, it requires lengthy simulations to accurately characterize an event occurring with 
low probability. By contrast, with the requirements (e.g., large computer memory and long 
simulation time) for conducting very lengthy transient simulations significantly relaxed, 
the statistical methods are of great use.           
This simple case study not only illustrates the principle of applying FReLU to equalize 
second-order nonlinearity, but also offers an informative takeaway. That is, the FReLU 
holds the potential to compensate for second-order nonlinearities with reduced hardware 
complexity. Specifically, unlike Volterra equalizer, which requires one multiplier for 
generating the XK2 term, the FReLU costs two adders instead, taking advantage of the PWL 
approximations. 
5.4    Neural-Network-Enhanced FFE 
5.4.1    Architecture 
In Section 5.3, we showed the effectiveness and benefits of employing an FReLU in 
equalizing the PAM4 nonlinearity proportional to the current data symbol squared (i.e., 
D02). However, we also learned from Section 5.2 that in addition to mitigating the D02 term, 
the simultaneous compensation for both (D0 D-1) and D-12 terms is necessary to further 
improve the SNR. Accordingly, this suggests extending the memory length of the nonlinear 
equalizers. One conventional solution is shown in Fig. 5.10(a), where a second-order 
Volterra equalizer of memory length two is implemented in parallel with a linear FFE. The 
linear FFE assumes five taps, which is sufficient to equalize the linear part of ISI in this 




clarity. As a counterpart to the conventional Volterra equalizer in Fig. 5.10(a), the proposed 
alternative is presented in Fig. 5.10(b), extended upon the custom activation function, 
FReLU. The activation function outputs are scaled and added to the linear FFE output, 
forming a neural-network-enhanced FFE (NN-FFE) and empowering its capability of 
nonlinearity equalization. The design intuition can be perceived as what follows. The linear 
FFE output, labeled as LK’ in Fig. 5.10(b), extracts the data information of (DK + γDK-1) 
from the received samples (i.e., XK+1, XK, …, XK-3), where Di and Xi are the i-th data symbol 
value and the i-th received sample value, respectively. FReLU is then applied on LK’ to 
generate AK’, which holds the information of (DK + γDK-1)2. Furthermore, by taking 
advantage of reusing the two precedent computed LK-1’ and AK-1’ values, the (γDK-1) and 
(γDK-1)2 terms appearing in LK’ and AK’ can be individually adjusted/compensated through 
 
 









one extra scaling multiplier for each. The value of γ depends on the channel or device 
characteristics, and the breakpoints p and q in the custom FReLU are trained to best fit 
different scenarios. In the following, the equalizers in Fig. 5.10(a) and Fig. 5.10(b) are 
referred to as VT2-FFE and NN3-FFE, respectively, for the purpose of comparing with 
their simplified versions, i.e., VT1-FFE (Volterra equalizer with memory length 1, 
removing the paths associated with W01 and W11), NN2-FFE (removing the path associated 





Fig. 5.10.  (a) Volterra equalizer of memory length 2 with 5-tap FFE. (b) Custom neural-




5.4.2    Extended Noise Analysis Techniques 
The primary objectives of noise analysis are still the statistical (level-dependent) CDFs and 
CCDFs, which are directly linked to the SER evaluations. The principles applied in 
computing the CDFs and CCDFs of a VT-FFE/NN-FFE remain the same as the simpler 
case presented in Section 5.3. Nonetheless, because of the multivariate nature (i.e., multiple 
noisy samples involved) in the context of a VT-FFE/NN-FFE, two additional pivotal 
properties are incorporated to improve the accuracy as well as to reduce the complexity 
and thus simulation time of the statistical models. 
For one thing, the linear transformation of a multivariate Gaussian random vector is to be 
leveraged. Provided that G0 is a multivariate Gaussian random vector of size (m0 × 1), 
characterized by a (m0 × 1) mean vector μ0 and a (m0 × m0) covariance matrix Z0, then a 
linear transformation of G0, defined as G1 = LG0 + C, where L is a (m1 × m0) full-rank 
matrix and C is a (m1 × 1) vector, leads to another Gaussian random vector G1 of size (m1 
× 1). Moreover, the mean vector μ1 and the covariance matrix Z1 of G1 are respectively 
given as:  
μ1  = Lμ0 + C                                                         (5.16) 
Z1 = LZ0LT                                                         (5.17) 
where LT is the transpose of L. The use of (5.16) and (5.17) directs to the powerful 
simplification in computing the CDF and CCDF integrals. By merging multiple linearly 
combined Gaussian random variables into one or fewer numbers of variable, it effectively 
reduces the dimension of the numerical integrals and hence favors the reduction in 
computational complexity. 
For the other thing, related to the above technique as well, the quantification of the 
correlations among the noise components lying in different samples is addressed so as to 
be included in the covariance matrix. The correlations are quantified by the autocorrelation 




low-pass filter (LPF) with time constant (TRC), filtering the white Gaussian noise 
appearing at the receiver input. As a consequence, the covariance (RV) of noise components 
spaced by time difference τ is given as [82]: 
RV (τ) = nT
2 exp (- τ  / TRC)                                       (5.18) 
where nT
2  is the total integrated noise power. To compute the covariance of noise 
components (i.e., noise random variables) spaced by m sampling period (TS) in time, the τ 
in (5.18) is substituted with (mTS).  
As can be seen from (5.18), it reflects the insights that the correlations between samples 
are affected by both the sampling period and AFE bandwidth. Specifically, faster sampling 
or an AFE of lower bandwidth (i.e., smaller τ = mTS, or larger TRC, respectively) leads to 
higher correlation, and vice versa. In other words, when the noise is filtered by a first-order 
LPF, the common assumption/approximation that the sampled noise components are 
uncorrelated may no longer be satisfactory, depending on the sampling period and AFE 
bandwidth. This improvement on the accuracy is achieved by using (5.18), and the 
simultaneous application of (5.16) and (5.17) can further lead to faster computations of 
CDF and CCDF integrals. 
5.5    Link Simulations and SER Performance 
Provided that the PAM4 system assumes equiprobable data symbols among the four levels, 
respectively labeled as S1, S2, S3, and S4, its SER is given as in [83]: 
SER = (  Pab
 4
 b = 1, b ≠ a
 4
 a = 1 ) / 4                                       (5.19) 
where Pab denotes the probability of detecting the received symbol as Sb while in reality Sa 
was transmitted. The probability Pab is computed by replacing the complementary error 
functions (erfc) in [83] with the developed CDF/CCDF integrals for nonlinearly filtered 




For the purpose of characterizing the effectiveness of each equalizer under different 
scenarios, distinct combinations of MRM and equalizer designs are substituted in the 
optical link depicted in Fig. 5.2, and the SER performance of each configuration is 
evaluated. Simulations at 50-Gb/s PAM4 and 100-Gb/s PAM4 have been carried out, and 
the results are shown in Fig. 5.11(a), and Fig. 5.11(b), respectively. The former corresponds 
to the cases where relatively high-Q MRMs are operated at a lower data rate and the 
uncompensated MRM nonlinearities pose major deterioration in SNR. The latter, on the 
other hand, represents the cases in which the signal margin is already compromised, even 
with only the linear part of ISI, due to the bandwidth limitation. The Volterra series fitting 
examples previously presented in Fig. 5.4(a) and Fig. 5.4(b), aid with visualizing the 
nonlinearity and bandwidth as the main source of SNR impairment, respectively. In order 
to fairly study the effects of employing a varied MRM or equalizer, the laser power and 
the receiver input-referred noise power are kept constant at a given data rate. Besides, since 
the nonlinear equalizer design is of the greatest interest in this work, it is arranged such 
that the quantization noise from the ADC has negligible effects on the overall receiver 
input-referred noise power. This is in accordance with the common practice for optimizing 
the receiver sensitivity, whose input-referred noise power is dominated by the noise in the 
receiver front-end circuits and/or the shot noise of the PD. The −3-dB bandwidths of the 
MRM driver, PD, and receiver AFE, are fixed and set to 50 GHz, 40 GHz, and 20 GHz in 
the simulations, respectively. By replacing the MRM or equalizer design, one at a time, the 
simulated results of SER performance directly reflect the superiority or inferiority of the 
selection and thus suffice for comparing the equalizer capabilities. 
Fig. 5.11(a) shows the 50-Gb/s simulations using MRMs with FWHM of 12.5 GHz and 25 
GHz, along with different equalizer architectures. In this nonlinearity-limited scenario, 
nonlinear equalizers provide significant improvements, especially in the case of 12.5 GHz 
(i.e., with a higher value of Q). The effects of ±0.01-nm resonance shifts are also included 
in the plots. Since the resonance shift of an MRM can change its OMA, bandwidth, and 
nonlinearity, all at the same time, the performance of the linear FFE and nonlinear 




resonance shifts tend to be more dramatic for an MRM with a higher Q. It is noteworthy to 
point out NN2-FFE can outperform VT1-FFE, e.g., by ~100 times improvement in SER 
for the 12.5-GHz-FWHM MRM without resonance shift, while they cost the same number 
of multipliers. Fig. 5.11(b) shows the 100-Gb/s simulations using MRMs with FWHM of 
18 GHz, 25 GHz, and 32 GHz, also with different equalizer architectures. For the 100-Gb/s 
simulations, the laser power needs to be increased by ~30% in order to have the SER on 
the order of 1E−6 after equalization. In this bandwidth-limited scenario, the nonlinear 
equalizers still lead to SER amelioration; however, the improvements are milder than those 
in the 50-Gb/s cases. While an MRM with higher Q gives rise to larger static OMA (i.e., 
low-frequency-modulated OMA), its lower bandwidth eventually degrades the SER. 
Among all the cases shown in Fig. 5.11, NN2-FFE achieves similar or better performance 
in comparison with VT1-FFE at the identical expense of multipliers. Moreover, NN3-FFE 
and VT2-FFE similarly enable the best SER performance, whereas NN3-FFE requires only 
half of the number of multipliers in VT2-FFE. In other words, either in the nonlinearity-
limited or bandwidth-limited scenario, the proposed NN-FFEs serve as attractive 
alternatives to the Volterra counterparts, i.e., VT1-FFE and VT2-FFE, for area- and energy-
efficient interconnects by reducing the number of multipliers. Table 5.2 summarizes the 
hardware overhead of each equalizer architecture, and the next section further includes the 
power overhead comparisons through hardware synthesis. 
 
 
Fig. 5.11. SER simulations with distinct MRM and equalizer designs. (a) At 50-Gb/s 




5.6    Design Framework Summary and Hardware Synthesis 
The materials elaborated in the preceding sections suggest a general framework for custom 
equalizer designs, instead of simply experimenting with various nonlinear equalizers or 
investing unnecessarily excessive hardware. The design framework used in this work is 
summarized in Fig. 5.12. Based on the results of Volterra series fitting, we customize the 
architecture of the equalizer and optimize the associated coefficients and parameters with 
the help of PyTorch. These trained equalizer settings together with the designed equalizer 
architecture fulfill the construction of the corresponding equalizer model in MATLAB. 
The efficacy of the designed equalizer is then examined by evaluating the resultant link 
SER performance. In this work, the hardware implementations are also investigated. As 
shown in Fig. 5.12, once the equalizer architecture is determined, its structural properties, 
behavioral operations, and data flow can be defined with a hardware description language 
(HDL). In the HDL implementations, the DSP resolution, i.e., the number of bits used in 
 
 










the arithmetic modules such as multipliers or adders, is a design parameter that is often 
chosen so as to discard round-off errors [84]. Commercial computer-aided design (CAD) 
tools have been developed to automate the creation and optimization of digital-gate-level 
circuit implementations. The CAD tools translate the HDL designs, and then perform 
automatic synthesis using the imported circuit libraries with the power consumption and 
timing information of the synthesized circuits reported. Finally, the function of the 
synthesized circuits is verified with commercial circuit simulators, by making sure these 
circuits generate identical outputs compared to those in MATLAB simulations. 
In this work, Verilog is used to create the HDL abstraction. When the DSP resolution is set 
to 12 bits, including 1 bit for the sign, 2 bits for the integer part, and 9 bits for the decimal 
part, the digital equalizers introduce negligible round-off effects on the computed SER in 
Fig. 5.11. A commercial 28-nm CMOS technology and its standard cell libraries are 
imported to the CAD tool for the digital equalizer syntheses. While the aggregate operating 
data rates of the state-of-the-art DSP cores have exceeded 100 Gb/s, e.g., [85, 86], highly 
parallelized architectures are adopted in these DSP designs such that each slice is operated 
at roughly 1 GHz (875 MHz in [85], and 778 MHz in [86]). Accordingly, each slice of the 
NN-FFEs and VT-FFEs is synthesized for 1-GHz operations, and the resulting power 
overheads consumed for nonlinear equalization are summarized in Table 5.2. As can be 
seen, VT2-FFE and NN3-FFE offer strongest capability of nonlinear equalization, whereas 
the proposed NN3-FFE saves ~37% of the power overhead consumed by VT2-FFE. 
Moreover, more power saving can be accomplished with the employment of NN2-FFE, 
which can already lead to significant improvement in the SER performance.  
5.7    Summary 
The proposed NN-FFEs achieve significant power saving at superior or similar SER 
performance compared to the conventional Volterra equalizer counterparts, by alleviating 
the explicit multiplicative computations of high-order terms. The presented design 
framework facilitates the adaptation of both Volterra equalizers and the ones employing a 




architectures to be explored. Meanwhile, the impact of a varied link component 
including the MRM on the overall link SER performance can be studied, favoring further 




C h a p t e r  6  
CONCLUSION 
Improving the energy efficiency of high-speed interconnects is the way to support the ever-
increasing data traffic. That is, it is of great value and significance to achieve higher data 
bandwidths with a constant power budget. In this dissertation, efforts leading to energy-
efficient high-speed receivers and interconnects are presented. 
In an optical interconnect, the improvement in receiver sensitivity can substantially save the 
laser power consumption and thus benefit the overall energy efficiency. This suggests the 
employment of an APD, for its capability of enlarging SNR at the receiver front-end with the 
optimized gain. The ongoing advancement of the gain-bandwidth product of an APD has 
made it even more suitable for high-speed data communication. On the other hand, 
equalization plays a critical role in effectively ameliorating the receiver sensitivity by 
compensating for the ISI and hence expanding the data eye-openings. Especially for high-
speed interconnects, where any slow dynamics within the signal path can induce considerable 
ISI, the inclusion of equalization in the receivers becomes more obligatory. In equalizer 
design, the conventional resistively loaded summer circuits can be replaced with current-
integrating summer circuits to reduce power consumption. In addition, the double-sampling 
technique serves as an energy-efficient option to implement a two-tap FFE in discrete-time 
fashion, with the capability of cancelling the long-tail ISI stemming from a channel that well 
resembles a first-order RC low-pass system. Besides the pursuit of high receiver sensitivity, 
the necessity of incorporating adaptability in a burst-mode optical receiver is recognized, 
when this receiver is expected to take on the data bursts with distinct dc and amplitude 
characteristics from multiple transmitters. Rapid reconfiguration accommodating different 
dc and amplitude levels is highly desirable in order to benefit the overall link latency and 
bandwidth. Integrating dc and amplitude comparators are therefore proposed to eliminate the 
settling time constraints faced in the conventional designs based on RC low-pass filters, and 




consideration and techniques, an APD-based burst-mode optical receiver, which employs 
current-integrating equalization along with the proposed integrating dc and amplitude 
comparators, is demonstrated. At 25 Gb/s, this NRZ receiver achieves −16-dBm OMA 
sensitivity with 1.37-pJ/b energy efficiency for BER better than 1E−12 and accomplishes the 
reconfiguration in 2.24 ns. 
The adoption of PAM4 signaling offers advantages over the NRZ modulation, by virtue of 
its superior spectral efficiency. That is, for a given target data rate, transceivers using PAM4 
as the substitution for NRZ allow the clock signals to be generated and distributed at halved 
frequency, meanwhile permitting the channel to have lower bandwidth. In other words, 
replacing NRZ modulation with PAM4 signaling can potentially give rise to higher data rates 
and/or lower power consumptions. However, provided that the peak swing of the transmitter 
is fixed, the reduced eye-height as the result of PAM4 signaling sets a more demanding 
sensitivity requirement for the decision circuits. Moreover, compared to the NRZ cases, the 
smaller eye-openings in PAM4 systems appear to be more vulnerable to the same proportion 
of ISI level, raising the need for the use of equalization. DFE has been a particularly attractive 
option, in view of its capability of compensating for post-cursor ISI and reflections without 
enhancing the noise or crosstalk. Building a PAM4-DFE at high data rates can be 
challenging. The loop-unrolling technique requires prohibitively excessive hardware and 
area costs, even if only a few taps are unrolled. Implementing a PAM4-DFE in the direct 
feedback fashion, however, poses demanding speed requirement for the decision circuits to 
satisfy the tight DFE timing constraints. In light of these demanding sensitivity and speed 
requirements, a CMOS track-and-regenerate slicer is proposed as one solution that advances 
the performance of the prevalent CML and StrongArm slicers in several aspects. Designed 
in CMOS dynamic latch fashion, the proposed CMOS track-and-regenerate slicer leverages 
the cross-coupled pairs to regenerate the signals with strong positive feedback, improving 
the technological scalability, power efficiency, and output swing over the conventional CML 
slicer. In contrast to the reset-and-regenerate StrongArm slicer, the non-resetting mechanism 
of the proposed CMOS track-and-regenerate slicer leads to significantly improved clock-to-




becomes stringent. Serving as a crucial building block, the proposed slicer enables an 
energy-efficient direct PAM4-DFE for high-speed operations, thanks to the direct 
availability of rail-to-rail digital feedback signals with shortened delay. A PAM4 receiver 
which incorporates CTLEs and a two-tap direct DFE employing the proposed CMOS track-
and-regenerate slicer circuits is fabricated in 28-nm CMOS technology. At 60 Gb/s, this 
PAM4 receiver achieves BER better than 1E−12 and 1.1-pJ/b energy efficiency, measured 
over a channel with 8.2-dB loss at the Nyquist frequency. 
An optical interconnect adopting PAM4 signaling, which combines the benefits from low 
modulation-frequency-dependent losses of optical fibers as well as the improved spectral 
efficiency over NRZ modulation, promises the accomplishment of higher data bandwidths. 
Nevertheless, nonlinearities in the forms of mismatched level-separations and dynamics, 
arising from the nonlinear responses of optical modulators, can further detrimentally 
compromise the relatively stringent SNR. Therefore, nonlinear equalization, aiming to 
counteract the undesirable nonlinearities, holds the key to realizing high-performance optical 
interconnects where high-order modulation formats are adopted. Unlike transmitter-side 
equalizers that would demand an extra back-channel to capture the overall signal 
characteristics, receiver-side equalizers are capable of compensating for the accumulated 
signal impairments including those attributed to the channel or the receiver front-end circuits 
without the need of a back-channel. Furthermore, with an ADC employed in the receiver, the 
receiver-side equalization can be implemented in the digital domain, which brings in the 
benefits from CMOS technology scaling and the strong immunity against PVT variations. 
Conventional digital Volterra equalizer-based FFEs (VT-FFEs) have proved effective in 
compensating for the nonlinearities by means of generating high-order terms with 
multipliers. In order to improve the power efficiency, neural-network-enhanced FFEs (NN-
FFEs) employing a learnable custom PWL activation function are proposed, allowing the 
replacement of the relatively power-hungry multipliers with adders. MRM-based optical 
interconnects incorporating different nonlinear equalizer architectures are studied with 
simulation results of 50-Gb/s and 100-Gb/s PAM4 interconnects. Greater than 37% reduction 




FFE counterpart leading to similar SER improvement, with all equalizers synthesized in 
the same 28-nm CMOS technology. 
In summary, this dissertation demonstrates energy-efficient receiver design for high-speed 
interconnects. The presented techniques enabling superior energy efficiencies count on the 
advancement of both optical device and electronic circuit design. An APD is employed along 
with the current-integrating equalizer for improved optical receiver sensitivity with relatively 
low power overhead. The proposed integrating dc and amplitude comparators empower 
substantial acceleration for the burst-mode reconfigurations, improving the overall link 
latency and bandwidth. The proposed CMOS track-and-regenerate slicer accomplishes the 
implementation of an energy-efficient direct PAM4-DFE at high data rates. The proposed 
NN-FFEs offer significant reduction in power and area consumptions, by cutting down the 
explicit multiplicative computations. These circuit techniques and the associated concepts 
can well extend to the development of other high-speed optical or electrical interconnects. 
The future high-speed interconnects place greater emphasis on the energy efficiency, in light 
of a limited power budget for supporting the ever-increasing data traffic. The fulfillment of 
the envisioned energy-efficient high-speed interconnects will have to rely even more on the 
innovations, co-design, and co-optimization of the transceiver architectures along with the 
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